{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T22:17:37Z","timestamp":1778710657187,"version":"3.51.4"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203893","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"1019-1025","source":"Crossref","is-referenced-by-count":4,"title":["Python based framework for HDSLs with an underlying formal semantics: (Invited paper)"],"prefix":"10.1109","author":[{"given":"Keerthikumara","family":"Devarajegowda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"Schreiner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Findenig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-03809-3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref12","author":"li","year":"2016","journal-title":"Specification for the firrtl language"},{"key":"ref13","author":"mashtizadeh","year":"2007","journal-title":"PHDL A Python hardware design framework"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313819"},{"key":"ref15","first-page":"651","article-title":"Generating configurable hardware from parallel patterns","author":"raghu","year":"2016","journal-title":"Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems ASPLOS '16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2016.7748254"},{"key":"ref17","article-title":"A new approach for generating view generators","author":"schreiner","year":"2017","journal-title":"Proceedings of DVCON US 2017 unpublished DVCON '17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980086"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753576"},{"key":"ref3","article-title":"Metamodeling","author":"ecker","year":"0","journal-title":"Handbook of Hardware\/Software Codesign"},{"key":"ref6","first-page":"1","article-title":"The metamodeling approach to system level synthesis","author":"ecker","year":"2014","journal-title":"Gerhard Fettweis and Wolfgang Nebel"},{"key":"ref5","first-page":"1","article-title":"Meta-modeling and code generation - the infineon approach. In Wolfgang Mueller and Wolfgang Ecker","author":"ecker","year":"2012","journal-title":"MeCoES-Metamodelling and Code Generation for Embedded Systems Workshop with ESWEEK"},{"key":"ref8","year":"0","journal-title":"IP-XACT STANDARD STRUCTURE FOR PACK-AGING INTEGRATING AND REUSING IP WITHIN TOOL FLOWS"},{"key":"ref7","first-page":"437","article-title":"UDL\/I version two: A new horizon of HDL standards","author":"hoshino","year":"1993","journal-title":"Computer Hardware Description Languages and their Applications Proceedings of the 11th IFIP WG10 2 International Conference on Computer Hardware Description Languages and their Applications - CHDL '93 sponsored by IFIP WG10 2 and in cooperation with IEEE COMPSOC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref1","article-title":"Japan Electronic Industry Development Association","year":"1993","journal-title":"UDL-I Unified Design Language for Integrated Circuits definition UDL\/I Language Reference Manual Version 2 0 3 Translation from the Japanese Language Reference Manual"},{"key":"ref9","year":"0","journal-title":"Standard for Design and Verification of Low Power Integrated Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref21","article-title":"Michael Hull Thomas Steininger Michael Velton Wolfgang Ecker, Volken Essen","year":"0","journal-title":"XML-Based Assertion Generation"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Irvine, CA","start":{"date-parts":[[2017,11,13]]},"end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203893.pdf?arnumber=8203893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T22:33:12Z","timestamp":1516660392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203893","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}