{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T15:23:24Z","timestamp":1725809004476},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/iccad45719.2019.8942087","type":"proceedings-article","created":{"date-parts":[[2020,1,3]],"date-time":"2020-01-03T00:44:25Z","timestamp":1578012265000},"page":"1-8","source":"Crossref","is-referenced-by-count":11,"title":["Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes"],"prefix":"10.1109","author":[{"given":"Albert","family":"Magyar","sequence":"first","affiliation":[]},{"given":"David","family":"Biancolin","sequence":"additional","affiliation":[]},{"given":"John","family":"Koenig","sequence":"additional","affiliation":[]},{"given":"Sanjit","family":"Seshia","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Bachrach","sequence":"additional","affiliation":[]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"volume-title":"FPGA-based Prototyping Methodology Manual: Best Practices in Design-for-Prototyping","year":"2011","author":"Amos","key":"ref1"},{"volume-title":"The Rocket Chip Generator. Technical Report UCB\/EECS-2016-17","year":"2016","author":"Asanovi\u0107","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/43.640619"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/3289602.3293894"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/43.945302"},{"volume-title":"The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor","year":"2015","author":"Celio","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/508352.508353"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1815961.1815968"},{"volume-title":"Multi-FPGA Systems","year":"1995","author":"Hauck","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/3177540.3177542"},{"year":"2014","journal-title":"Standard Co-Emulation Modeling Interface (SCE-MI) Reference Manual","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ICCAD.2017.8203780"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISCA.2018.00014"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/92.820759"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/3007787.3001151"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/3-540-44614-1_8"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2145694.2145730"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/PROC.1987.13876"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/HPCA.2011.5749747"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/1575774.1575775"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/SFCS.1977.32"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/MEMCOD.2018.8556946"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/1837274.1837390"},{"volume-title":"Theory of composable latency-insensitive refinements","year":"2009","author":"Vijayaraghavan","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/MEMCOD.2009.5185393"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/MM.2007.39"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TVLSI.2013.2284281"}],"event":{"name":"2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2019,11,4]]},"location":"Westminster, CO, USA","end":{"date-parts":[[2019,11,7]]}},"container-title":["2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8931666\/8942037\/08942087.pdf?arnumber=8942087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:14:27Z","timestamp":1706055267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8942087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccad45719.2019.8942087","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}