{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:06:17Z","timestamp":1783713977231,"version":"3.55.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/iccad45719.2019.8942173","type":"proceedings-article","created":{"date-parts":[[2020,1,3]],"date-time":"2020-01-03T00:44:25Z","timestamp":1578012265000},"page":"1-8","source":"Crossref","is-referenced-by-count":33,"title":["Karna: A Gate-Sizing based Security Aware EDA Flow for Improved Power Side-Channel Attack Protection"],"prefix":"10.1109","author":[{"given":"Patanjali","family":"Slpsk","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prasanna Karthik","family":"Vairam","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chester","family":"Rebeiro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.","family":"Kamakoti","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196094"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_26"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273503"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342041"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68914-0_27"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2819499"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.093"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.44"},{"key":"ref12","article-title":"Test vector leakage assessment (tvla) methodology in practice","volume-title":"International Cryptographic Module Conference","volume":"1001","author":"Becker","year":"2013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.976918"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269216"},{"key":"ref17","volume-title":"Primepower"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927159"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.241"},{"key":"ref21","first-page":"403","article-title":"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards","volume-title":"ESSCC","author":"Tiri","year":"2002"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref24","first-page":"285","article-title":"Mltimer: Leakage power minimization in digital circuits using machine learning and adaptive lazy timing analysis","volume-title":"J. Low Power Electronics","volume":"14","author":"SLPSK","year":"2018"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45608-8_18"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.22"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"}],"event":{"name":"2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Westminster, CO, USA","start":{"date-parts":[[2019,11,4]]},"end":{"date-parts":[[2019,11,7]]}},"container-title":["2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8931666\/8942037\/08942173.pdf?arnumber=8942173","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:19:02Z","timestamp":1706055542000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8942173\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccad45719.2019.8942173","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}