{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:13:52Z","timestamp":1740100432787,"version":"3.37.3"},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG), project SecuReFET","doi-asserted-by":"publisher","award":["439891087"],"award-info":[{"award-number":["439891087"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643439","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["Exploring Physical Synthesis for Circuits based on Emerging Reconfigurable Nanotechnologies"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Krinke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubham","family":"Rai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1952","DOI":"10.1109\/TCAD.2019.2944586","article-title":"Keynote: A disquisition on logic locking","volume":"39","author":"chakraborty","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.5b00736"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2694969"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa5581"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3039375"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00107"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903041"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2277958"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref12","article-title":"A polarity-controllable graphene inverter","volume":"96","author":"harada","year":"2010","journal-title":"APL"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1557\/opl.2014.110"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/srep29448"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474112"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342110"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116216"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.248"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341986"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342080"},{"key":"ref3","article-title":"Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor","volume":"103","author":"kim","year":"2015","journal-title":"Proceedings of the IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref29","article-title":"The epfl combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"IWLS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2007.4487979"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837496"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2363386"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2600347"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346955"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927013"},{"key":"ref45","first-page":"19.7.1","article-title":"Vertically stacked gate-aIl-around si nanowire cmos transistors with dual work function metal gates","author":"mertens","year":"2016","journal-title":"IEDM"},{"key":"ref22","first-page":"1544","article-title":"Using Emerging Technologies for Hardware Security Beyond PUFs","author":"an chen","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359385"},{"key":"ref42","article-title":"A linear-time heuristic for improving network partitions","author":"fiduccia","year":"1982","journal-title":"DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3378175"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903041"},{"key":"ref44","first-page":"40","article-title":"Predictive system-level constraint verification and optimization","author":"krinke","year":"2017","journal-title":"Proc 9th Symp on Reliability by Design (ZuE)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2358884"},{"key":"ref43","first-page":"7","article-title":"Constraint Propagation Methods for Robust IC Design","author":"krinke","year":"2015","journal-title":"Proc 8th Symp on Reliability by Design (ZuE)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2021,11,1]]},"location":"Munich, Germany","end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643439.pdf?arnumber=9643439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:11Z","timestamp":1652201711000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643439","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}