{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T08:26:48Z","timestamp":1765268808229,"version":"3.37.3"},"reference-count":40,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100011688","name":"ECSEL Joint Undertaking","doi-asserted-by":"publisher","award":["877056"],"award-info":[{"award-number":["877056"]}],"id":[{"id":"10.13039\/501100011688","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643466","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":2,"title":["Improving the Robustness of Redundant Execution with Register File Randomization"],"prefix":"10.1109","author":[{"given":"Ilya","family":"Tuzov","sequence":"first","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Pablo","family":"Andreu","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Laura","family":"Medina","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Tomas","family":"Picornell","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Antonio","family":"Robles","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Pedro","family":"Lopez","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Jose","family":"Flich","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[{"name":"DISCA, Universitat Politècnica de València,Spain,46022"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575315"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2849376"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"journal-title":"Vivado Design Suite User Guide Synthesis UG901 (v2014 4)","year":"2017","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00042"},{"journal-title":"tiny-AES-c","year":"0","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref36","article-title":"Tas control platform: A platform for safety-critical railway applications","volume":"2008","author":"gerstinger","year":"2008","journal-title":"ERCIM News"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S50200.2020.00045"},{"key":"ref34","article-title":"Next generation multipurpose microprocessor","author":"andersson","year":"2010","journal-title":"DASIA"},{"journal-title":"Safety requirements engineering for early sil tailoring","year":"2018","author":"fockel","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2654548"},{"key":"ref11","first-page":"1","article-title":"Addressing Functional Safety Challenges in Autonomous Vehicles with the Arm Triple Core Lock-Step (TCLS) Architecture","volume":"pp","author":"iturbe","year":"2018","journal-title":"IEEE Design and Test"},{"key":"ref12","first-page":"1","article-title":"Hard-to-detect fault analysis in finfet srams","author":"medeiros","year":"2021","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.4271\/2019-01-1254"},{"journal-title":"Diversity-by-design for dependable and secure cyber-physical systems A survey","year":"2020","author":"zhang","key":"ref14"},{"key":"ref15","first-page":"1","article-title":"Learnx: A hybrid deterministic-statistical defect diagnosis methodology","author":"mittal","year":"2019","journal-title":"Test Symposium (ETS) 2019 24th IEEE European"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0012-3"},{"journal-title":"Analysis of common cause faults in dual core architectures","year":"2009","author":"tummeltshammer","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.68"},{"journal-title":"Arm trustzone true random number generator Technical reference manual","year":"2017","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"journal-title":"Inherent diversity in replicated architectures","year":"2015","author":"okech","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"journal-title":"AURIX Multicore 32-bit Microcontroller Family to Meet Safety and Powertrain Requirements of Upcoming Vehicle Generations","year":"0","key":"ref3"},{"journal-title":"ISO\/WD 26262-1 Road vehicles - Functional Safety","year":"2009","key":"ref6"},{"key":"ref29","article-title":"The mälardalen wcet benchmarks: Past, present and future","author":"gustafsson","year":"2010","journal-title":"10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854378"},{"key":"ref8","article-title":"Introducing Xavier, the NVIDIA AI Supercomputer for the Future of Autonomous Transportation","author":"shapiro","year":"2016","journal-title":"NVIDIA Blog"},{"journal-title":"Functional Safety of Electrical\/Electronic\/Programmable Electronic Safety-related Systems (E\/E\/PE or E\/E\/PES) (Edition 2 0)","year":"2010","key":"ref7"},{"journal-title":"32-bit Power Architecture microcontroller for automotive SIL3\/ASILD chassis and safety applications","year":"2014","key":"ref2"},{"journal-title":"Certifying Linux Lessons Learned in Three Years of SIL2LinuxMP","year":"2018","author":"platschek","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2020.3043716"},{"journal-title":"Xilinx Application Notes Efficient Shift Registers LFSR Counters and Long Pseudo-Random Sequence Generators","year":"0","author":"p a","key":"ref20"},{"key":"ref22","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Tech Rep"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2770873"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2017.06.004"},{"journal-title":"NOEL-V Processor","year":"2020","author":"gaisler","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.06.040"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2021,11,1]]},"location":"Munich, Germany","end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643466.pdf?arnumber=9643466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:12:15Z","timestamp":1659485535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643466","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}