{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:10:11Z","timestamp":1730232611773,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643493","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":2,"title":["SSR: A Skeleton-based Synthesis Flow for Hybrid Processing-in-RRAM Modes"],"prefix":"10.1109","author":[{"given":"Feng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287656"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218730"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201602418"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.000-8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-56891-3_12"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45706-2_86"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/spe.1026"},{"key":"ref19","first-page":"415","article-title":"Composing algorithmic skeletons to express highperformance scientific applications","author":"zandifar","year":"2015","journal-title":"Int'l Conf Supercomputing (ICS)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415640"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465793"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"‘Memristive’ switches enable ‘stateful’ logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"ref8","article-title":"SIMPLER MAGIC: Synthesis and mapping of in-memory logic executed in a single row to improve throughput","author":"ben-hur","year":"2019","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015465"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"journal-title":"Algorithmic Skeletons Structured Management of Parallel Computation","year":"1989","author":"cole","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"ref21","first-page":"1423","article-title":"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks","author":"sun","year":"2018","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.ceramint.2017.05.289"},{"key":"ref26","first-page":"165","article-title":"Skeleton-based design and simulation flow for computation-in-memory architectures","author":"yu","year":"2016","journal-title":"IEEE\/ACM Int Symp on Nanoscale Architectures (NANOARCH)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918336"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2021,11,1]]},"location":"Munich, Germany","end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643493.pdf?arnumber=9643493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:13Z","timestamp":1652201713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643493","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}