{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:24:11Z","timestamp":1784211851778,"version":"3.55.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"MOST","doi-asserted-by":"publisher","award":["109-2224-E-002-008"],"award-info":[{"award-number":["109-2224-E-002-008"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643505","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-6","source":"Crossref","is-referenced-by-count":23,"title":["A Circuit-Based SAT Solver for Logic Synthesis"],"prefix":"10.1109","author":[{"given":"He-Teng","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364479"},{"key":"ref11","first-page":"398","article-title":"SBSAT: A state-based, bdd-based satisfiability solver","author":"franco","year":"2003","journal-title":"Theory and Applications of Satisfiability Testing (SAT)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_24"},{"key":"ref13","article-title":"A circuit-based SAT solver for logic synthesis","author":"zhang","year":"2000","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586331"},{"key":"ref15","article-title":"On the complexity of derivation in propositional calculus","author":"tseitin","year":"1966","journal-title":"Leningrad Seminars on Mathematical Logic"},{"key":"ref16","article-title":"Conflict-driven clause learning SAT solvers","author":"silva","year":"2009","journal-title":"Handbook of Satisfiability"},{"key":"ref17","article-title":"On-the-fly compression of logical circuits","author":"ganay","year":"2000","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_23"},{"key":"ref19","article-title":"Categorical logic and type theory","volume":"141","author":"jacobs","year":"1999","journal-title":"Studies in Logic and the Foundations of Mathematics"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref3","author":"audemard","year":"0","journal-title":"SAT solver Glucose 3 0 (2013)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"},{"key":"ref8","first-page":"892","article-title":"A circuit SAT solver with signal correlation guided learning","author":"lu","year":"2003","journal-title":"Proceedings of Design Automation and Test in Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012722"},{"key":"ref2","first-page":"502","article-title":"An extensible SAT-solver","author":"e\u00e9n","year":"2003","journal-title":"6th International Conference on Theory and Applications of Satisfiability Testing (SAT ' 03"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860955"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.55"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Proceedings of International Conference on Computer Aided Verification (CAV)"},{"key":"ref22","year":"0","journal-title":"HWMCC 2015 benchmarks"},{"key":"ref21","year":"0","journal-title":"IWLS 2005 Benchmarks"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2021,11,1]]},"end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643505.pdf?arnumber=9643505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:14Z","timestamp":1652201714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643505","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}