{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T11:53:27Z","timestamp":1779364407912,"version":"3.53.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643538","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":30,"title":["Aker: A Design and Verification Framework for Safe and Secure SoC Access Control"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Restuccia","sequence":"first","affiliation":[{"name":"University of California San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andres","family":"Meza","sequence":"additional","affiliation":[{"name":"University of California San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2008.05.002"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/11863908_28"},{"key":"ref31","article-title":"Towards hardware-based ip vulnerability detection and post-deployment patching in systems-on-chip","author":"tan","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024782"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.42"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MobileCloud.2014.49"},{"key":"ref10","first-page":"247g","year":"0","journal-title":"SmartConnect v1 0 LogiCORE IP Product Guide"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086308"},{"key":"ref13","year":"0","journal-title":"Isolation Methods in Zynq UltraScale+ MPSoCs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372616"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297409"},{"key":"ref16","article-title":"Integrity considerations for secure computer systems","author":"biba","year":"1977","journal-title":"Tech Rep"},{"key":"ref17","article-title":"Cad for hardware security-automation is key to adoption of solutions","author":"aftabjahani","year":"2021","journal-title":"Proceedings of the IEEE VLSI Test Symposium"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3447867"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-2009-0393"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2016.12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00026"},{"key":"ref3","year":"0","journal-title":"The Common Weakness Enumeration Official Webpage"},{"key":"ref6","year":"0","journal-title":"Aker Github Repository"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927157"},{"key":"ref5","year":"0","journal-title":"The OpenTitan Hardware Root of Trust offical website"},{"key":"ref8","year":"0","journal-title":"AMBA® AXITM and ACE™ Protocol Specification ARM iHI 0022D"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1070-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-3"},{"key":"ref9","year":"0","journal-title":"SiFive TileLink Specication SiFive v1 8 1"},{"key":"ref1","article-title":"Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs","author":"restuccia","year":"2020","journal-title":"32st Euromicro Conference on Real-Time Systems (ECRTS 2020)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240839"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.69"},{"key":"ref21","first-page":"261g","year":"2017","journal-title":"System Integrated Logic Analyzer v1 0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485972"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2448684"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400692"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2021,11,1]]},"end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643538.pdf?arnumber=9643538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:12:09Z","timestamp":1659485529000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643538","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}