{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:08:14Z","timestamp":1758125294575,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643546","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":9,"title":["Banshee: A Fast LLVM-Based RISC-V Binary Translator"],"prefix":"10.1109","author":[{"given":"Samuel","family":"Riedel","sequence":"first","affiliation":[{"name":"IIS, ETH Zürich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Schuiki","sequence":"additional","affiliation":[{"name":"IIS, ETH Zürich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Scheffler","sequence":"additional","affiliation":[{"name":"IIS, ETH Zürich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Zaruba","sequence":"additional","affiliation":[{"name":"IIS, ETH Zürich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"IIS, ETH Zürich"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","article-title":"An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication","author":"kurth","year":"2020","journal-title":"ArXiv"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474230"},{"key":"ref30","article-title":"Snitch: A tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads","author":"zaruba","year":"2020","journal-title":"IEEE Transactions on Computers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3375246.3375256"},{"key":"ref11","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"Proceedings of the Annual Conference on USENIX Annual Technical Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863741"},{"key":"ref13","article-title":"rv8: a high performance RISC-V to x86 binary translator","volume":"7","author":"clark","year":"2017","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.1996.565037"},{"journal-title":"The Llvm Compiler Infrastructure Project","year":"2021","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"journal-title":"Verilator Accelerated Accelerating development and case study of accelerating performance","year":"2020","author":"snyder","key":"ref17"},{"key":"ref18","article-title":"RISC5: Implementing the RISC-V ISA in gem5","author":"roelke","year":"2017","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"key":"ref19","article-title":"Simulating Multi-Core RISC-V Systems in gem5 Task-Parallel System Design Space Exploration","author":"ta","year":"2018","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"journal-title":"The Art of Multiprocessor Programming","year":"2012","author":"herlihy","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"journal-title":"RISC-V Opcodes","year":"2021","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref6","article-title":"Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a single chip","author":"technologies","year":"2020","journal-title":"RISC-V Summit"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370312"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474087"},{"journal-title":"Questa Advanced Simulator-Siemens Digital Industries Software","year":"2021","key":"ref8"},{"journal-title":"Verilator","year":"2021","author":"snyder","key":"ref7"},{"key":"ref2","article-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA","author":"waterman","year":"2019","journal-title":"Tech Rep"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"journal-title":"Spike a RISC-V ISA Simulator","year":"2019","key":"ref22"},{"key":"ref21","article-title":"Flexible Timing Simulation of RISC-V Processors with Sniper","author":"mallya","year":"2018","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"key":"ref24","article-title":"Accelerate Cycle-Level Full-System Simulation of Multi-Core RISC-V Systems with Binary Translation","author":"guo","year":"2020","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/WSCAD.2018.00041"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"journal-title":"riscvOVPsim-Free Imperas RISC-V Instruction Set Simulator","year":"2021","key":"ref25"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2021,11,1]]},"location":"Munich, Germany","end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643546.pdf?arnumber=9643546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:12:06Z","timestamp":1659485526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643546","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}