{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:53:56Z","timestamp":1780674836160,"version":"3.54.1"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["#N00014-18-1-2058"],"award-info":[{"award-number":["#N00014-18-1-2058"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643548","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":38,"title":["Exploring eFPGA-based Redaction for IP Protection"],"prefix":"10.1109","author":[{"given":"Jitendra","family":"Bhandari","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abdul Khader","family":"Thalakkattu Moosa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ganesh","family":"Gore","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xifan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Scott","family":"Temple","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"0"},{"key":"ref38","year":"0","journal-title":"Picorv32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300258"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447047"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref30","article-title":"Yosys-a free verilog synthesis suite","author":"wolf","year":"2013","journal-title":"Proceedings of AustroChip"},{"key":"ref37","year":"2020","journal-title":"Common Evaluation Platform"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"ref35","year":"0","journal-title":"FreePDK45 Contents-NCSU EDA Wiki"},{"key":"ref34","article-title":"A first-order logic davis-putnam-logemann-loveland procedure","author":"baumgartner","year":"2001","journal-title":"08"},{"key":"ref10","first-page":"1","article-title":"Thwarting All Logic Locking Attacks: Dishonest Oracle with Truly Random Logic Locking","author":"limaye","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431601"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714856"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942049"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439294"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317992"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218519"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883923"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942100"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415667"},{"key":"ref2","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","volume":"abs 2006 6806","author":"tan","year":"2020","journal-title":"CoRR"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref9","first-page":"1","article-title":"Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks","author":"liu","year":"2014","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"540","DOI":"10.23919\/DATE.2019.8714955","article-title":"Piercing Logic Locking Keys through Redundancy Identification","author":"li","year":"2019","journal-title":"2019 Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref24","year":"0","journal-title":"Xeon+FPGA Platform for the Data Center Intel"},{"key":"ref23","article-title":"Does logic locking work with EDA tools?","author":"han","year":"2021","journal-title":"30th USENIX Security Symposium (USENIX Security 21)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3058162"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2021,11,1]]},"end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643548.pdf?arnumber=9643548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:12Z","timestamp":1652201712000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643548","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}