{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:13:53Z","timestamp":1740100433904,"version":"3.37.3"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61871242"],"award-info":[{"award-number":["61871242"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1109\/iccad51958.2021.9643580","type":"proceedings-article","created":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T23:06:46Z","timestamp":1640300806000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["MinSC: An Exact Synthesis-Based Method for Minimal-Area Stochastic Circuits under Relaxed Error Bound"],"prefix":"10.1109","author":[{"given":"Xuan","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhufei","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432138"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744837"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789725"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2618750"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1467","DOI":"10.7873\/DATE.2015.0564","article-title":"A General Design of Stochastic Circuit and its Synthesis","author":"zheng zhao","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415701"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897703"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342027"},{"key":"ref19","first-page":"830","article-title":"Busy Man's Synthesis: Combinational Delay Optimization with SAT","author":"soeken","year":"2017","journal-title":"DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"journal-title":"ABC Logic Synthesis Package","year":"2012","author":"mishchenko","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2010.2051434"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654298"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2247429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116390"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062290"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429483"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778107"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejc.2010.11.004"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC52283.2021.9461462"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2978399"},{"key":"ref23","article-title":"Logic synthesis and optimization benchmarks","author":"yang","year":"1991","journal-title":"Microelectronics Center of North Carolina Tech Rep"},{"key":"ref26","first-page":"337","article-title":"Z3: An efficient SMT solver","author":"moura","year":"2008","journal-title":"ITACAS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1033"}],"event":{"name":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2021,11,1]]},"location":"Munich, Germany","end":{"date-parts":[[2021,11,4]]}},"container-title":["2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9643423\/9643432\/09643580.pdf?arnumber=9643580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:15Z","timestamp":1652201715000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9643580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccad51958.2021.9643580","relation":{},"subject":[],"published":{"date-parts":[[2021,11,1]]}}}