{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:45:27Z","timestamp":1764175527408,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1109\/iccad57390.2023.10323708","type":"proceedings-article","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T13:58:45Z","timestamp":1701352725000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["Verification of Flow-Based Computing Systems Using Bounded Model Checking"],"prefix":"10.1109","author":[{"given":"Sven","family":"Thijssen","sequence":"first","affiliation":[{"name":"University of Central Florida,Department of Computer Science,Orlando,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suraj","family":"Singireddy","sequence":"additional","affiliation":[{"name":"University of Texas at San Antonio,Department of Computer Science,San Antonio,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Rashedul","family":"Haq Rashed","sequence":"additional","affiliation":[{"name":"University of Central Florida,Department of Electrical and Computer Engineering,Orlando,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"Florida International University,Computer Science Department,Miami,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rickard","family":"Ewetz","sequence":"additional","affiliation":[{"name":"University of Central Florida,Department of Electrical and Computer Engineering,Orlando,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref35","first-page":"457","article-title":"Bounded model checking","volume":"185","author":"biere","year":"2009","journal-title":"Handbook of Satisfiability"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2821678"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538937"},{"key":"ref36","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0","author":"yang","year":"1991","journal-title":"MCNC Technical Report Tech Rep"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/11527695_27"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref33","first-page":"24","article-title":"Abc: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification 22nd International Conference CAV 2010"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1142\/S0218213018400018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/nsr\/nwt032"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2014.01.015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473995"},{"key":"ref16","first-page":"1","article-title":"Design of compact memristive inmemory computing systems using model counting","author":"chakraborty","year":"2017","journal-title":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"journal-title":"Computation of boolean formulas using sneak paths in crossbar computing","year":"2016","author":"jha","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3263723"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-81955-1_28"},{"key":"ref23","first-page":"836","article-title":"Improvements to combinational equivalence checking","author":"mishchenko","year":"2006","journal-title":"Proceedings of the 2006 IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.293952"},{"key":"ref25","first-page":"1","article-title":"Minisat vl. 13-a sat solver with conflictclause minimization","volume":"2005","author":"sorensson","year":"2005","journal-title":"SAT"},{"key":"ref20","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9869979"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927093"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466160"},{"key":"ref27","first-page":"105","article-title":"Cyclic combinational circuits: Analysis for synthesis","author":"riedel","year":"2003","journal-title":"International Workship on Logic Synthesis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00101"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.01.026"},{"key":"ref3","first-page":"1","article-title":"A survey of machine learning for big data processing","volume":"2016","author":"qiu","year":"2016","journal-title":"EURASIP Journal on Advances in Signal Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/frai.2020.00004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.ymeth.2019.04.008"}],"event":{"name":"2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","start":{"date-parts":[[2023,10,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,11,2]]}},"container-title":["2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10323590\/10323543\/10323708.pdf?arnumber=10323708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T17:05:02Z","timestamp":1701363902000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10323708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/iccad57390.2023.10323708","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]}}}