{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:31:37Z","timestamp":1763724697324,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1109\/iccad57390.2023.10323741","type":"proceedings-article","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T13:58:45Z","timestamp":1701352725000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Invited Paper: Verilog-to-PyG - A Framework for Graph Learning and Augmentation on RTL Designs"],"prefix":"10.1109","author":[{"given":"Yingjie","family":"Li","sequence":"first","affiliation":[{"name":"University of Maryland,College Park"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingju","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Maryland,College Park"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"UC Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cunxi","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Maryland,College Park"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1105","article-title":"Openroad: Toward a self-driving, open-source digital layout implementation tool chain","author":"Ajayi","year":"2019","journal-title":"Proc. GOMACTECH"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3326334"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3110807"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref5","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","volume":"6","author":"Brayton","year":"2006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549471"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s12095-018-0297-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247921"},{"key":"ref10","article-title":"Invictus: Optimizing boolean logic circuit synthesis via synergistic learning and search","volume-title":"arXiv preprint","author":"Chowdhury","year":"2023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3226668"},{"key":"ref12","first-page":"1","author":"Developers","year":"2019","journal-title":"\u2018circt\u2019 \/ circuit ir compilers and tools. github.com\/llvm\/circt"},{"key":"ref13","article-title":"Fast graph representation learning with pytorch geometric","author":"Fey","year":"2019","journal-title":"arXiv preprint"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643581"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00040"},{"key":"ref18","first-page":"6","article-title":"Vlsi placement optimization using graph neural networks","volume-title":"Proceedings of the 34th Advances in Neural Information Processing Systems (NeurIPS) Workshop on ML for Systems, Virtual","author":"Lu","year":"2020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3439706.3447045"},{"key":"ref20","article-title":"Chip placement with deep reinforcement learning","author":"Mirhoseini","year":"2020","journal-title":"arXiv preprint"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref22","article-title":"Fraigs: A unifying representation for logic synthesis and verification","volume-title":"ERL Technical Report, Tech. Rep.","author":"Mishchenko","year":"2005"},{"key":"ref23","volume-title":"Abc: A system for sequential synthesis and verification","volume":"17","author":"Mishchenko","year":"2007"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3213611"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3400302.3415657","article-title":"Accurate operation delay prediction for fpga hls using graph neural networks","volume-title":"Proceedings of the 39th international conference on computer-aided design","author":"Ustun","year":"2020"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3227815"},{"volume-title":"Yosys open synthesis suite","year":"2016","author":"Wolf","key":"ref31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530408"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00013"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247828"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3494523"},{"key":"ref36","first-page":"39","article-title":"Ironman: Gnn-assisted design space exploration in high-level synthesis via reinforcement learning","volume-title":"Proceedings of the 2021 on Great Lakes Symposium on VLSI, 2021","author":"Wu"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2017.8203890"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247706"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323706"},{"key":"ref40","first-page":"1","article-title":"Flowtune: Practical multi-armed bandits in boolean optimization","volume-title":"International Conference On Computer Aided Design (ICCAD)","author":"Yu","year":"2020"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898000"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465913"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317876"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530330"}],"event":{"name":"2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","start":{"date-parts":[[2023,10,28]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,11,2]]}},"container-title":["2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10323590\/10323543\/10323741.pdf?arnumber=10323741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T17:09:57Z","timestamp":1710349797000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10323741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/iccad57390.2023.10323741","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]}}}