{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:27:31Z","timestamp":1784644051346,"version":"3.55.0"},"reference-count":41,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1109\/iccad57390.2023.10323951","type":"proceedings-article","created":{"date-parts":[[2023,11,30]],"date-time":"2023-11-30T18:58:45Z","timestamp":1701370725000},"page":"1-9","source":"Crossref","is-referenced-by-count":37,"title":["MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design"],"prefix":"10.1109","author":[{"given":"Wenji","family":"Fang","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology (Guangzhou)"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"2Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shang","family":"Liu","sequence":"additional","affiliation":[{"name":"2Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"2Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ceyu","family":"Xu","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lisa Wu","family":"Wills","sequence":"additional","affiliation":[{"name":"Duke University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology (Guangzhou)"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"2Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3124762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045201"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480064"},{"key":"ref6","first-page":"1","article-title":"PRIMAL: Power inference using machine learning","volume-title":"56th Annual Design Automation Conference (DAC)","author":"Zhou","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358322"},{"key":"ref8","first-page":"1","article-title":"DEEP: Developing extremely efficient runtime on-chip power meters","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Xie","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2015.7059105"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS53631.2021.9599868"},{"key":"ref11","first-page":"1","article-title":"Applying gnns to timing estimation at rtl","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Lopera","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643533"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643508"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530408"},{"key":"ref15","first-page":"1","article-title":"Accurate operation delay prediction for fpga hls using graph neural networks","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design (ICCAD)","author":"Ustun","year":"2020"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323665"},{"key":"ref18","first-page":"1","article-title":"How good is your Verilog RTL code? a quick answer from machine learning","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Sengupta","year":"2022"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527444"},{"key":"ref20","first-page":"97","article-title":"Yosys-a free verilog synthesis suite","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","author":"Wolf","year":"2013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149977"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3317857","article-title":"Machine learning-based pre-routing timing prediction with reduced pessimism","volume-title":"Design Automation Conference (DAC)","author":"Barboza","year":"2019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530597"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"ref25","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"Weste","year":"2015"},{"key":"ref26","article-title":"Efficient graph generation with graph recurrent attention networks","volume":"32","author":"Liao","year":"2019","journal-title":"Advances in neural information processing systems (Neu rIPS)"},{"key":"ref27","article-title":"Spinal hardware description language","volume-title":"SpinalHDL","year":"2022"},{"key":"ref28","article-title":"Vexkiscv: A FPGA friendly 32 bit RISC-V CPU implementation","volume-title":"VexRiscv","year":"2022"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref32","article-title":"Iwls 2005 benchmarks","volume-title":"International Workshop for Logic Synthesis (IWLS)","author":"Albrecht","year":"2005"},{"key":"ref33","article-title":"Nvidia deep learning accelerator","volume-title":"Nvidia","year":"2018"},{"key":"ref34","article-title":"Picorv32 - a size-optimized risc-v cpu","volume-title":"YosysHQ","year":"2019"},{"key":"ref35","article-title":"A 32-bit risc-v processor for mriscv project","volume-title":"onchipuis","year":"2017"},{"key":"ref36","volume-title":"NanGate 45nm Open Cell Library"},{"key":"ref37","first-page":"451","article-title":"Pyverilog: A python-based hardware design processing toolkit for verilog hdl","volume-title":"Applied Reconfigurable Computing, ser. Lecture Notes in Computer Science","volume":"9040","author":"Takamaeda-Yamazaki","year":"2015"},{"key":"ref38","article-title":"Understanding random forests: From theory to practice","author":"Louppe","year":"2014","journal-title":"arXiv preprint"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1186\/s40649-019-0069-y"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"}],"event":{"name":"2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,10,28]]},"end":{"date-parts":[[2023,11,2]]}},"container-title":["2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10323590\/10323543\/10323951.pdf?arnumber=10323951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T22:17:59Z","timestamp":1709417879000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10323951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/iccad57390.2023.10323951","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]}}}