{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T09:57:00Z","timestamp":1773136620775,"version":"3.50.1"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240632","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["CTDM: Resource-Efficient FPGA-Accelerated Simulation of Large-Scale NPU Designs"],"prefix":"10.1109","author":[{"given":"Hyunje","family":"Jo","sequence":"first","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Han-Sok","family":"Suh","sequence":"additional","affiliation":[{"name":"Cornell Tech,New York,USA"}]},{"given":"Hyungseok","family":"Heo","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Jinseok","family":"Kim","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Hyunsung","family":"Kim","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Boeui","family":"Hong","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Jungju","family":"Oh","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Sunghyun","family":"Park","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Jinwook","family":"Oh","sequence":"additional","affiliation":[{"name":"Rebellions,Seongnam-Si,South Korea"}]},{"given":"Sunghwan","family":"Jo","sequence":"additional","affiliation":[{"name":"Synopsys Korea,Yongin-Si,South Korea"}]},{"given":"Kangwook","family":"Lee","sequence":"additional","affiliation":[{"name":"Synopsys Korea,Yongin-Si,South Korea"}]},{"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Cornell Tech,New York,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950438"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774614"},{"key":"ref4","first-page":"153","article-title":"Accelerating rtl simulation with hardware-software co-design","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Elsabbagh"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00044"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref9","article-title":"Firesim manual - including verilog ip","author":"Berkeley","year":"2024"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2019.8771330"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-69244-5_18"},{"key":"ref12","article-title":"Zebu server 5: High-capacity emulator for fast soc bring-up","year":"2024"},{"key":"ref13","article-title":"Protium enterprise prototyping","year":"2024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3731569.3764845"},{"key":"ref17","article-title":"Vivado design suite user guide: Dynamic function exchange","year":"2025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.30"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590277"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3609109"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/2719\/1\/012005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.053"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393146"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2629421"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937652"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00089"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218581"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3539"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218569"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375558"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09766-4_93"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586225"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643481"},{"key":"ref35","first-page":"47","article-title":"Ultrascale architecture configurable logic block user guide","year":"2017"},{"key":"ref36","first-page":"119","article-title":"Stratix 10 embedded memory ip references - shift register (ram-based) intel fpga ip","year":"2024"},{"key":"ref37","article-title":"Nvidia deep learning accelerator (nvdla) open source project","year":"2018"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/EMC249363.2019.00012"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2025,10,26]]},"end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240632.pdf?arnumber=11240632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T19:54:04Z","timestamp":1773086044000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240632","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}