{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,8]],"date-time":"2025-12-08T21:13:16Z","timestamp":1765228396497,"version":"3.46.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240657","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["LsCMM-H: A TCO-Optimized Hybrid CXL Memory Expansion Architecture with Log Structure"],"prefix":"10.1109","author":[{"given":"Xingyu","family":"Chen","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]},{"given":"Xiangrui","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]},{"given":"Sirui","family":"Peng","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]},{"given":"Zhiwang","family":"Guo","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]},{"given":"Haidong","family":"Tian","sequence":"additional","affiliation":[{"name":"ZTE,State Key Lab of Mobile Network and Mobile Communication Multimedia Technology,Shenzhen,China"}]},{"given":"Xiankui","family":"Xiong","sequence":"additional","affiliation":[{"name":"ZTE,State Key Lab of Mobile Network and Mobile Communication Multimedia Technology,Shenzhen,China"}]},{"given":"Xiaoyong","family":"Xue","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00078"},{"key":"ref2","article-title":"Next-Generation DRAM Technology and Market Trends","author":"Bertolazzi","year":"2024","journal-title":"FMS"},{"key":"ref3","article-title":"Compute Express Link (CXL)"},{"article-title":"TeRM: Extending RDMA-Attached Memory with SSD","volume-title":"USENIX FAST","author":"Yang","key":"ref4"},{"key":"ref5","article-title":"CMM-D | Samsung"},{"key":"ref6","article-title":"CMM | SK hynix"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3538643.3539745"},{"key":"ref8","first-page":"601","article-title":"Overcoming the Memory Wall with CXL-Enabled SSDs","author":"Yang","year":"2023","journal-title":"USENIX ATC"},{"key":"ref9","article-title":"Next-Gen System Architectures with Memory-Semantic SSDs","author":"Pitchumani","year":"2022","journal-title":"FMS"},{"key":"ref10","article-title":"CXL\u00aeAttached FlashMemory Economics","author":"Saluja","year":"2024","journal-title":"FMS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656239"},{"key":"ref12","first-page":"843","article-title":"Effectively prefetching remote memory with leap","volume-title":"USENIX ATC","author":"Al Maruf"},{"key":"ref13","first-page":"689","article-title":"ZNS: Avoiding the block interface tax for flash-based SSDs","author":"Bj\u00f8rling","year":"2021","journal-title":"USENIX ATC"},{"key":"ref14","article-title":"NVMe Zoned Namespaces (ZNS) Command Set Specification"},{"key":"ref15","first-page":"273","article-title":"F2FS: A new file system for flash storage","volume-title":"USENIX FAST","author":"Lee"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3483840"},{"key":"ref17","article-title":"Append is near: Log-based data management on ZNS SSDs","author":"Purandare","year":"2022","journal-title":"CIDR"},{"key":"ref18","first-page":"703","article-title":"Log-Structured Non-Volatile Main Memory","volume-title":"USENIX ATC","author":"Hu"},{"key":"ref19","article-title":"DC ZN540"},{"key":"ref20","first-page":"209","article-title":"Characterizing, modeling, and benchmarking RocksDB Key-Value workloads at facebook","author":"Cao","year":"2020","journal-title":"USENIX FAST"},{"key":"ref21","first-page":"295","article-title":"Fully automatic stream management for Multi-Streamed SSDs using program contexts","author":"Kim","year":"2019","journal-title":"USENIX FAST"},{"key":"ref22","first-page":"49","article-title":"MQSim: A framework for enabling realistic studies of modern Multi-Queue SSD devices","author":"Tavakkol","year":"2018","journal-title":"USENIX FAST"},{"author":"Yang","key":"ref23","article-title":"Memory Traces for the CXL-flash Simulator"},{"key":"ref24","article-title":"Total Cost of Ownership (TCO) Model for Storage"},{"key":"ref25","article-title":"B16C FortisFlash Die NAND Datasheet"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3688351.3689160"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240657.pdf?arnumber=11240657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,8]],"date-time":"2025-12-08T18:38:22Z","timestamp":1765219102000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240657","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}