{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:54:34Z","timestamp":1773194074508,"version":"3.50.1"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240669","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":2,"title":["Clay: High-level ASIP Framework for Flexible Microarchitecture-Aware Instruction Customization"],"prefix":"10.1109","author":[{"given":"Weijie","family":"Peng","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youwei","family":"Xiao","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuyang","family":"Zou","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zizhang","family":"Luo","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University,Institute of Electronic Design Automation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3326334","article-title":"Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Ajayi"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref4","article-title":"Andes Custom Extension\u2122","volume-title":"Andes Technology"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/3676536.3676840","article-title":"Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations","volume-title":"Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design","author":"Armeniakos"},{"key":"ref6","article-title":"The Rocket Chip Generator","volume-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17","author":"Asanovic","year":"2016"},{"key":"ref7","article-title":"Accelerate-HLS"},{"key":"ref8","article-title":"Cadence Tensilica Offerings","volume-title":"Cadence Tensilica Offerings"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657347"},{"key":"ref10","article-title":"Codasip Studio"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit","author":"Coussy","year":"2008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref16","article-title":"Gurobi Optimizer Reference Manual"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968726"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-12-369526-0.x5000-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902643"},{"key":"ref20","first-page":"865","article-title":"TensorLib: A spatial accelerator generation framework for tensor algebra","volume-title":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","author":"Jia"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530552"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546650"},{"key":"ref23","first-page":"1","article-title":"Rubick: A synthesis framework for spatial architectures via dataflow decomposition","volume-title":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","author":"Luo"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012374287-2.50005-7"},{"key":"ref25","article-title":"NICE (Nuclei Instruction Co-unit Extension)"},{"key":"ref26","article-title":"Core-V eXtension interface (CV-X-IF)","year":"2025"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651375"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658494"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.2987314"},{"key":"ref30","article-title":"Catapult High-Level Synthesis Tools","volume-title":"Siemens Digital Industries Software"},{"key":"ref31","article-title":"SiFive TileLink Specication Version 1.8.1"},{"key":"ref32","article-title":"Synopsys ASIP Designer"},{"key":"ref33","article-title":"Verilator","year":"2025"},{"key":"ref34","article-title":"Yosys open synthesis suite","author":"Wolf","year":"2016"},{"key":"ref35","article-title":"cmt2: Rule-Based Hardware Description in Rust with Temporal Semantics","volume-title":"5th Workshop on Languages, Tools, and Techniques for Accelerator Design (LATTE\u201925)","author":"Xiao"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637561"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549370"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00046"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2025,10,26]]},"end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240669.pdf?arnumber=11240669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:42:46Z","timestamp":1763703766000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240669","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}