{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T22:06:39Z","timestamp":1771625199936,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240689","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Half-Height Double-Row CFET Standard Cells for Area Optimized Placement in A7 CMOS Node"],"prefix":"10.1109","author":[{"given":"Halil","family":"K\u00fckner","sequence":"first","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ji-Yung","family":"Lin","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lynn","family":"Verschueren","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"B\u00f6mmels","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anita","family":"Farokhnejad","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maarten","family":"Van de Put","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Odysseas","family":"Zografos","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoto","family":"Horiguchi","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert","family":"Hellings","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marie Garcia","family":"Bardon","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[{"name":"Pathfinding Co-Optimization Technology & Systems (PACTS) Imec,Leuven,Belgium,3001"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Nanosheet cmos transistors","volume-title":"U.S. Patent","author":"Bi","year":"2019"},{"key":"ref2","article-title":"Vertically stacked nanosheet cmos transistor","volume-title":"U.S. Patent","author":"Cheng","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/BCICTS48439.2020.9392980"},{"key":"ref5","first-page":"1","article-title":"Forksheet fets for advanced cmos scaling: Forksheet-nanosheet co-integration and dual work function metal gates at 17nm n-p space","volume-title":"2021 Symposium on VLSI Technology","author":"Mertens"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185353"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2990718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413672"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITSA60681.2024.10546439"},{"key":"ref10","article-title":"Tsmc\u2019s n2 technology","volume-title":"IEEE Spectrum","author":"Moore"},{"key":"ref11","article-title":"Intel 18a: A peek at intel\u2019s future foundry tech","volume-title":"IEEE Spectrum","author":"Moore"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993635"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3190080"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413867"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185302"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631463"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510683"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265073"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413694"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413678"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873334"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720577"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413701"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873398"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413882"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3220339"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873524"},{"key":"ref28","article-title":"SEMulator3D \u2013 Coventor a Lam Research company"},{"key":"ref29","article-title":"Virtuoso - Cadence\u00ae Virtuoso\u00ae Layout Suite"},{"key":"ref30","article-title":"Sentaurus Structure Editor - Synopsys Inc"},{"key":"ref31","article-title":"Raphael FX - Synopsys Inc"},{"key":"ref32","article-title":"Liberate - Cadence\u00ae Liberate\u2122 Trio\u2122 Characterization Suite"},{"key":"ref33","article-title":"Spectre - Cadence\u00ae Spectre\u00ae Circuit Simulator"},{"key":"ref34","article-title":"Genus - Cadence\u00ae Genus\u2122 Synthesis Solution"},{"key":"ref35","article-title":"Innovus - Cadence\u00ae Innovus\u2122 Implementation System"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2025,10,26]]},"end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240689.pdf?arnumber=11240689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T21:12:00Z","timestamp":1771621920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240689","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}