{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:51:55Z","timestamp":1763704315066,"version":"3.45.0"},"reference-count":53,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240727","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Promise: Property Mining for Sequential Synthesis"],"prefix":"10.1109","author":[{"given":"Jiahui","family":"Xu","sequence":"first","affiliation":[{"name":"ETH Zurich,Department of Information Technology and Electrical Engineering,Zurich,Switzerland"}]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[{"name":"UPC Barcelona,Department of Computer Science,Barcelona,Spain"}]},{"given":"Lana","family":"Josipovi\u0107","sequence":"additional","affiliation":[{"name":"ETH Zurich,Department of Information Technology and Electrical Engineering,Zurich,Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573196"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_93"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681580"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-011-0134-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323796"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2506375"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"volume-title":"Synthesis and Optimization of Digital Circuits.","year":"1994","author":"De Micheli","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546595"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569833"},{"key":"ref16","first-page":"253","article-title":"Cut-based inductive invariant computation","volume-title":"Proceedings of the 17th International Workshop on Logic Synthesis","author":"Case"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009147"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.851997"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"volume-title":"ABC: System for sequential logic synthesis and formal verification, Commit: ca78f5e, berkeley-abc","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597108"},{"volume-title":"Graph coloring.","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/302405.302467"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2012.6227149"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37036-6_31"},{"volume-title":"Kernel (linear algebra)","key":"ref26"},{"volume-title":"Research artifact of Promise: Property mining for sequential synthesis","year":"2025","author":"Xu","key":"ref27"},{"volume-title":"Dynamatic, Commit: 999dc3c, EPFL-LAP","key":"ref28"},{"volume-title":"Xls: Accelerated hw synthesis","key":"ref29"},{"volume-title":"Polybench: The polyhedral benchmark suite","year":"2012","author":"Pouchet","key":"ref30"},{"volume-title":"Yosys Open SYnthesis Suite, Commit: 29cf4a9","key":"ref31"},{"volume-title":"Verilator: Verilator open-source SystemVerilog simulator and lint system","year":"2025","author":"Snyder","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-98668-0_9"},{"key":"ref34","first-page":"125","article-title":"Efficient implementation of property directed reachability","volume-title":"Proceedings of 14th International Conference on Formal Methods in Computer-Aided Design","author":"Een"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"ref36","first-page":"1","article-title":"Dynamatic: From C\/C++ to dynamically scheduled circuits","volume-title":"Proceedings of the 28th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Josipovi\u0107"},{"volume-title":"Vivado design suite user guide: High-level synthesis","year":"2018","key":"ref37"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00032"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439289"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502361"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00046"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637556"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637570"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446712"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3715993"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786084"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref48","first-page":"1","article-title":"Usage-based RTL subsetting for hardware accelerators","volume-title":"Proceedings of the 41st International Conference on Computer-Aided Design","author":"Tan"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45190-5_23"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.12"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314596"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1368088.1368096"},{"key":"ref53","first-page":"755","article-title":"Scalable specification mining for verification and diagnosis","volume-title":"Proceedings of the 47th Design Automation Conference","author":"Li"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240727.pdf?arnumber=11240727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:43:34Z","timestamp":1763703814000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240727","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}