{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:51:52Z","timestamp":1763704312737,"version":"3.45.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240737","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["HRAMTran: A Hybrid-RAM Transformer Accelerator With Dynamic Sparsity Floating-Point CIM and Written-Back Transpose Array"],"prefix":"10.1109","author":[{"given":"Bojun","family":"Zhang","sequence":"first","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Jinkai","family":"Wang","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Xianan","family":"Zhu","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Ziyuan","family":"Guo","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Zhengkun","family":"Gu","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Kaili","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Zhizhong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Kun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]},{"given":"Yue","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute,Hangzhou,China,311115"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3213521"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3554699"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3402174"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323725"},{"key":"ref6","first-page":"1","article-title":"ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Yang"},{"key":"ref7","first-page":"1","article-title":"XOR-CIM: Compute-In-Memory SRAM Architecture with Embedded XOR Encryption","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Huang"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3326094"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3399706"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3309966"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067527"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3522304"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC60959.2024.10528985"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067360"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP49357.2023.10094588"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3084997"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904659"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873510"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3213542"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454313"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454447"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067527"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3556008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3397189"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904738"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3577335"},{"key":"ref30","first-page":"1","article-title":"Low-Cost 7T-SRAM Compute-In-Memory Design based on Bit-Line Charge-Sharing based Analog-To-Digital Conversion","volume-title":"2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Lee"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3410306"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240737.pdf?arnumber=11240737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:43:37Z","timestamp":1763703817000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240737","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}