{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:48:48Z","timestamp":1772207328830,"version":"3.50.1"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240771","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs"],"prefix":"10.1109","author":[{"given":"Kimia","family":"Tasnia","sequence":"first","affiliation":[{"name":"University of Central Florida,Department of ECE"}]},{"given":"Alexander","family":"Garcia","sequence":"additional","affiliation":[{"name":"University of Central Florida,Department of ECE"}]},{"given":"Tasnuva","family":"Farheen","sequence":"additional","affiliation":[{"name":"Lousiana State University,Department of CSE"}]},{"given":"Sazadur","family":"Rahman","sequence":"additional","affiliation":[{"name":"University of Central Florida,Department of ECE"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"ref4","article-title":"Chipgpt: How far are we from natural language hardware design","author":"Chang","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/lad62341.2024.10691788"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697621"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676801"},{"key":"ref8","article-title":"Betterv: Controlled verilog generation with discriminative guidance","author":"Pei","year":"2024"},{"key":"ref9","article-title":"Chipnemo: Domain-adapted llms for chip design","author":"Liu","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/lad62341.2024.10691721"},{"key":"ref12","article-title":"Llm4eda: Emerging progress in large language models for electronic design automation","author":"Zhong","year":"2023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676775"},{"key":"ref14","article-title":"V flow: Discovering optimal agentic work flows for verilog generation","author":"Wei","year":"2025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691738"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740247"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED65160.2025.11014391"},{"key":"ref18","article-title":"Rtlsquad: Multi-agent based interpretable rtl design","author":"Wang","year":"2025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i1.32007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657356"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993072"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2024.3476008"},{"key":"ref23","article-title":"A survey of circuit foundation model: Foundation ai models for vlsi circuit design and eda","author":"Fang","year":"2025"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-024-4155-7"},{"key":"ref25","first-page":"1","article-title":"Circuitseer: Rtl post-pnr delay prediction via coupling functional and structural representation","volume-title":"Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design","author":"Gandham"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697624"},{"key":"ref27","article-title":"Make every move count: Llm-based high-quality rtl code generation using mcts","author":"DeLorenzo","year":"2024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/iclad65226.2025.00031"},{"key":"ref29","article-title":"Ecologic: Enabling circular, obfuscated, and adaptive logic via efpga-augmented socs","author":"Tashdid","year":"2025"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3716368.3735248"},{"key":"ref31","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"Weste","year":"2015"},{"key":"ref32","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy","year":"2011"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref34","article-title":"A generalize hardware debugging approach for large language models semi-syntectic datasets","author":"Fu","year":"2024","journal-title":"Authorea Preprints"},{"key":"ref35","first-page":"24 824","article-title":"Chain-of-thought prompting elicits reasoning in large language models","volume":"35","author":"Wei","year":"2022","journal-title":"Advances in neural information processing systems"},{"key":"ref36","volume-title":"A synthesizable 16bit microcontroller core","year":"2018"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/tevc.2025.3613937"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3715908"},{"key":"ref40","volume-title":"author=Vivado Design Suite User Guide: Synthesis (UG901), organization=AMD","year":"2024"},{"key":"ref41","volume-title":"anysilicon","year":"2025"},{"key":"ref42","article-title":"Fsm re-engineering for low power state encoding","volume-title":"Proceedings International Workshop on Logic Synthesis","author":"Yuan"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1016\/j.protcy.2015.10.075","volume-title":"Power reduction by clock gating technique","author":"Srinivasana","year":"2015"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39920-9_9"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.3390\/app14135594"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2025,10,26]]},"end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240771.pdf?arnumber=11240771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:44:18Z","timestamp":1763703858000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240771","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}