{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:52:26Z","timestamp":1763704346719,"version":"3.45.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240773","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["GradMap: A Gradient-Descent Approach to Simultaneous Technology Mapping, Buffer Insertion, and Gate Sizing"],"prefix":"10.1109","author":[{"given":"Hsin-Ying","family":"Tsai","sequence":"first","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering"}]},{"given":"Chung-Kai","family":"Wu","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering"}]},{"given":"Chih-Cheng","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Taiwan University,Graduate Institute of Electronics Engineering"}]}],"member":"263","reference":[{"key":"ref1","article-title":"On algorithms for technology mapping","volume-title":"Ph.D. dissertation","author":"Chatterjee","year":"2007"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3524463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac52403.2022.9712552"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676797"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00059"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586230"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530486"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676670"},{"volume-title":"ABC: System for sequential logic synthesis and formal verification.","author":"Mishchenko","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"article-title":"The EPFL combinational benchmark suite","volume-title":"Proceedings of the 24th International Workshop on Logic & Synthesis","author":"Amar\u00fa","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/dac.1997.597155"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240773.pdf?arnumber=11240773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:44:10Z","timestamp":1763703850000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240773","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}