{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:52:28Z","timestamp":1763704348009,"version":"3.45.0"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240786","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["RIROS: A Parallel RTL Fault SImulation FRamework with TwO-Dimensional Parallelism and Unified Schedule"],"prefix":"10.1109","author":[{"given":"Jiaping","family":"Tang","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianan","family":"Mu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zizhen","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ge","family":"Yu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tenghui","family":"Hua","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Sun","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Silin","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Road vehicles - Functional Safety - Part 4: Product development at the system level","key":"ref1","article-title":"ISO 26262"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/itc50671.2022.00040"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/itc50671.2022.00036"},{"volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","year":"2009","author":"Wang","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.7799"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/simsym.2000.844911"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67295-3_2"},{"year":"2016","key":"ref9","article-title":"Synopsys unveils breakthrough parallel simulation performance technology for VCS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582034"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3623278.3624750"},{"key":"ref12","article-title":"Verilator: Open-source SystemVerilog simulator"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545091"},{"year":"2021","key":"ref15","article-title":"OpenMP Application Programming Interface Version 5.2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2021.3104255"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3605573.3605642"},{"volume-title":"Iverilog","author":"Williams","key":"ref18"},{"key":"ref19","first-page":"1","article-title":"IEEE Standard for Verilog Hardware Description Language","year":"2006","journal-title":"IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389.ch4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218632"},{"volume-title":"Yosys: A Framework for Verilog RTL Synthesis","key":"ref22"},{"volume-title":"VCS Functional Verification Solution","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ftcs.1994.315656"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ftcs.1997.614074"},{"volume-title":"crypto-accelerator","author":"Singhani","key":"ref26"},{"volume-title":"OpenCores","key":"ref27"},{"volume-title":"picorv32","key":"ref28"},{"volume-title":"ucb-bar","key":"ref29"},{"volume-title":"LeNet-accelerator","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586329"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.121546"},{"year":"2023","key":"ref33","article-title":"Intel VTune Profiler"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240786.pdf?arnumber=11240786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:44:19Z","timestamp":1763703859000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240786","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}