{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:52:40Z","timestamp":1763704360955,"version":"3.45.0"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240800","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing SFQ Circuit Design: A Timing-Driven Framework for Performance-Constrained Area Minimization"],"prefix":"10.1109","author":[{"given":"Robert S.","family":"Aviles","sequence":"first","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of ECE,Los Angeles,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rassul","family":"Bairamkulov","sequence":"additional","affiliation":[{"name":"EPFL,Lausanne,VD,Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyu","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of ECE,Los Angeles,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of ECE,Los Angeles,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Electricity 2024","year":"2024","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC.2015.7383439"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/77.659434"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2013.2244634"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00037"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/aaa3a0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3653073"},{"key":"ref9","article-title":"FLUX - Revolutionary Circuit Technology for High-End Computing","volume-title":"NASA, Tech. Rep.","author":"Kleinsasser","year":"2003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2880343"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3306381"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473899"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00056"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473879"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3243185"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2955095"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC57769.2023.10321853"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657376"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-47475-0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1142\/s012915640100085x"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007903527533"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2896137"},{"article-title":"qPALACE: A suite of EDA tools for synthesis and physical design optimization of single flux quantum logic circuits","volume-title":"Proc. 33rd Int. Symp. Supercond","author":"Pedram","key":"ref27"},{"article-title":"Irredundant buffer and splitter insertion and scheduling-based optimization for AQFP circuits","volume-title":"IWLS 2021","author":"Lee","key":"ref28"},{"key":"ref29","first-page":"769","article-title":"A global optimization algorithm for buffer and splitter insertion in adiabatic quantum-flux-parametron circuits","volume-title":"2023 28th ASP-DAC","author":"Fu"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00088"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568938"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2021.3135905"},{"article-title":"The epfl combinational benchmark suite","volume-title":"Proc. IWLS","author":"Amar\u00fa","key":"ref34"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"year":"2022","key":"ref36","article-title":"ILOG CPLEX 22.1.1"},{"key":"ref37","article-title":"T1-tree: Area-efficient multiphase clock architecture for sfq logic networks","volume-title":"Master\u2019s thesis","author":"Ye","year":"2024"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546570"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240800.pdf?arnumber=11240800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:44:28Z","timestamp":1763703868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240800","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}