{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:55:57Z","timestamp":1763704557408,"version":"3.45.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240842","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["3D DRC: Design Rule Checking for 3D IC with U-Net-based Non-Manhattan Optimization"],"prefix":"10.1109","author":[{"given":"Shunjie","family":"Chang","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}]},{"given":"Youran","family":"Wu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}]},{"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}]},{"given":"Jun","family":"Yu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247734"},{"article-title":"Exploiting parallelism in vlsi cad","year":"1986","author":"Marantz","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14748"},{"key":"ref4","article-title":"Parallel algorithms for layout verification","volume-title":"Master\u2019s thesis","author":"MacPherson","year":"1995"},{"key":"ref5","first-page":"182","article-title":"A distributed algorithm for layout geometry operations","volume-title":"Proceedings of the 48th ACM\/IEEE Design Automation Conference (DAC)","author":"Hsu"},{"key":"ref6","first-page":"1","article-title":"X-check: Gpu-accelerated design rule checking via parallel sweepline algorithms","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"He"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137135"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473843"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430625"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116488"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2021.3111386"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152150"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004173"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC59621.2023.10457712"},{"key":"ref16","article-title":"Crossing the chasm: Bringing soc and package verification together with calibre 3dstack","author":"Ramadan","year":"2017","journal-title":"Siemens Digital Industries Software"},{"key":"ref17","article-title":"Calibre nmdrc"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2024.3374231"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31600-5_64"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46723-8_49"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7554\/elife.57613"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401190"},{"key":"ref25","article-title":"Freepdk45"},{"key":"ref26","article-title":"Klayout"},{"article-title":"GDSTK documentation","year":"2020","author":"Gabrielli","key":"ref27"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240842.pdf?arnumber=11240842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:45:08Z","timestamp":1763703908000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240842","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}