{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:56:14Z","timestamp":1763704574554,"version":"3.45.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240863","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["DynVec: An End-to-End Framework for Efficient Vector-Dataflow Execution"],"prefix":"10.1109","author":[{"given":"Jiangnan","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Xianfeng","family":"Cao","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Kaixiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Wenbo","family":"Yin","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2020.3039409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165037"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3377555.3377890"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676671"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3105574"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573050"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523701"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2950087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3614224"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"year":"2023","key":"ref14","article-title":"Vitis High-Level Synthesis User Guide (UG1399)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3065902"},{"key":"ref16","first-page":"2","article-title":"Outer-loop vectorization - revisited for short SIMD architectures","volume-title":"2008 International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Nuzman"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661192"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192413"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323910"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3716874"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358292"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2629442"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240863.pdf?arnumber=11240863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:45:30Z","timestamp":1763703930000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240863","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}