{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:56:27Z","timestamp":1763704587123,"version":"3.45.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240864","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Quantitative Cost Model and Cost Optimization Methods for Multi-Technology-Node Architecture"],"prefix":"10.1109","author":[{"given":"Qimin","family":"Yuan","sequence":"first","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}]},{"given":"Xiaowen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}]},{"given":"Dongliang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Zhejiang University,College of Integrated Circuits,Hangzhou,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218654"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904819"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137125"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3015494"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075901"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247947"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037749"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530428"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC62800.2024.10909776"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3529699"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3347302"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473888"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694914"},{"article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao","key":"ref25"},{"year":"2017","key":"ref26","article-title":"H6 soc features"},{"year":"2023","key":"ref27","article-title":"Intel ponte vecchio gpu specs"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240864.pdf?arnumber=11240864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:45:29Z","timestamp":1763703929000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240864","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}