{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:56:27Z","timestamp":1763704587864,"version":"3.45.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240882","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Software-Style Hardware Debugging: A Hardware Generation, Simulation and Debugging Framework"],"prefix":"10.1109","author":[{"given":"Weiran","family":"Liu","sequence":"first","affiliation":[{"name":"Peking University,School of Computer Science, Engineering Research Center of Microprocessor & System,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shixuan","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science, Engineering Research Center of Microprocessor & System,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science, Engineering Research Center of Microprocessor & System,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianhua","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science, Engineering Research Center of Microprocessor & System,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.3002606"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2016.11"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.2996616"},{"key":"ref5","article-title":"The Rocket Chip Generator","volume-title":"Tech. Rep. UCB\/EECS-2016 - 17","author":"Asanovi\u0107","year":"2016"},{"key":"ref6","article-title":"The Berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor","volume-title":"Tech. Rep. UCB\/EECS-2015 - 167","author":"Celio","year":"2015"},{"article-title":"riscv-sodor","volume-title":"GitHub repository","year":"2024","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586216"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/micro56248.2022.00080"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530603"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3638046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446720"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196073"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2014.50"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/fpl.2017.8056860"},{"article-title":"Amaranth","volume-title":"GitHub repository","year":"2024","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.2997704"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.2997638"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446712"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575717"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ispass48437.2020.00028"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.2996508"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3076113.3076118"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3722041.3723101"},{"key":"ref25","article-title":"FIFO Sizing for Performance and avoiding Deadlocks \u00b7 Vitis Tutorials: Hardware Acceleration (XD099)"},{"key":"ref26","first-page":"1","article-title":"IEEE Standard for Verilog Hardware Description Language","year":"2006","journal-title":"IEEE Std 1364 - 2005 (Revision of IEEE Std 1364 - 2001)"},{"article-title":"Verilator","volume-title":"2024, GitHub repository","author":"Snyder","key":"ref27"},{"article-title":"pybind11 \u2013 Seamless operability between C++11 and Python","volume-title":"2023, GitHub repository","author":"Jakob","key":"ref28"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/wwc.2001.990739"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240882.pdf?arnumber=11240882","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:45:45Z","timestamp":1763703945000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240882\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240882","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}