{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:56:41Z","timestamp":1763704601940,"version":"3.45.0"},"reference-count":45,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240883","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning"],"prefix":"10.1109","author":[{"given":"Zhengyuan","family":"Shi","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Sha Tin,Hong Kong S.A.R."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengyu","family":"Ma","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyang","family":"Zheng","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Sha Tin,Hong Kong S.A.R."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingfeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Hangzhou Dianzi University,School of Computer Science,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyang","family":"Pan","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics, State Key Laboratory of Integrated Chips and System,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wentao","family":"Jiang","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics, State Key Laboratory of Integrated Chips and System,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyan","family":"Yang","sequence":"additional","affiliation":[{"name":"Hangzhou Dianzi University,School of Computer Science,Hangzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhufei","family":"Chu","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Sha Tin,Hong Kong S.A.R."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-024-4155-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00029"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247828"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657386"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676791"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546639"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676834"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00027"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942145"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676775"},{"article-title":"Circuitfusion: multimodal circuit representation learning for agile chip design","volume-title":"The Thirteenth International Conference on Learning Representations","author":"Fang","key":"ref14"},{"article-title":"Bert: Pre-training of deep bidirectional transformers for language understanding","year":"2018","author":"Devlin","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465898"},{"article-title":"Abc: A system for sequential synthesis and verification","year":"2007","author":"Mishchenko","key":"ref17"},{"article-title":"Logic optimization meets sat: A novel framework for circuit-sat solving","author":"Shi","key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/DAC63849.2025.11133310"},{"article-title":"Deepgate4: Efficient and effective representation learning for circuit design at scale","year":"2025","author":"Zheng","key":"ref19"},{"key":"ref20","article-title":"Virtually every asic ends up an fpga","author":"Jaeger","year":"2007","journal-title":"EE Times"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226456"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116504"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116310"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS57966.2023.10168557"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558264"},{"key":"ref27","first-page":"270","article-title":"Logical effort: Designing for speed on the back of an envelope","volume":"116","author":"Sutherland","year":"1991","journal-title":"IEEE Advanced Research in VLSI"},{"key":"ref28","article-title":"Technology mapping with boolean matching, supergates and choices","author":"Mishchenko","year":"2005","journal-title":"Berkeley Logic Synthesis and Verification Group"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676762"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3379016"},{"article-title":"Semi-supervised classification with graph convolutional networks","year":"2016","author":"Kipf","key":"ref31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA65950.2025.11101194"},{"year":"2020","key":"ref33","article-title":"Skywater open source pdk"},{"year":"2023","key":"ref34","article-title":"Free45 pdk"},{"year":"2022","key":"ref35","article-title":"Globalfoundries gf180mcu open source pdk"},{"year":"2009","key":"ref36","article-title":"Nangate-design optimization company"},{"article-title":"Learning a sat solver from single-bit supervision","year":"2018","author":"Selsam","key":"ref37"},{"article-title":"Graph attention networks","year":"2017","author":"Veli\u010dkovi\u0107","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654265"},{"article-title":"Reformer: The efficient transformer","volume-title":"International Conference on Learning Representations","author":"Kitaev","key":"ref40"},{"article-title":"2017 iccad cad contest problem a: Resource-aware patch generation","volume-title":"Proc. ICCAD","author":"Huang","key":"ref41"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277100"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277142"},{"article-title":"The epfl combinational benchmark suite","volume-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)","author":"Amar\u00fa","key":"ref44"},{"article-title":"Practical boolean decomposition for delay-driven lut mapping","year":"2024","author":"Calvino","key":"ref45"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240883.pdf?arnumber=11240883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:45:42Z","timestamp":1763703942000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240883\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240883","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}