{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T17:04:15Z","timestamp":1770743055447,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240893","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":1,"title":["LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration"],"prefix":"10.1109","author":[{"given":"Ismael","family":"Youssef","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering"}]},{"given":"Hang","family":"Yang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering"}]},{"given":"Cong","family":"Hao","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116297"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333538"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586229"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.351"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117219"},{"key":"ref6","author":"Faaiq","year":"2025","journal-title":"Monolithic 3D FPGAs utilizing back-end-of-line configuration memories"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531603"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.116"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2017RCP0008"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00068"},{"key":"ref15","volume-title":"Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0","author":"Yang","year":"1991"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"},{"key":"ref18","article-title":"Architectures and algorithms for field-programmable gate arrays with embedded memory","author":"Wilton","year":"1997"},{"key":"ref19","first-page":"1031","article-title":"Small delay testing for TSVs in 3-D ICs","volume-title":"DAC Design Automation Conference 2012","author":"Huang"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","location":"Munich, Germany","start":{"date-parts":[[2025,10,26]]},"end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240893.pdf?arnumber=11240893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T05:45:52Z","timestamp":1763703952000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240893","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}