{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T06:31:33Z","timestamp":1765261893681,"version":"3.46.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240943","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["BAGNet: A Boundary-Aware Graph Neural Network for SRAM Yield Analysis in Post-Layout Simulation"],"prefix":"10.1109","author":[{"given":"Haoyang","family":"Sang","sequence":"first","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaori","family":"Bi","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keren","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chips & Systems, College of Integrated Circuits & Micro-Nano Electronics,Shanghai,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.09.001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2601606"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465772"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837372"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484052"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405720"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2010.08.022"},{"key":"ref10","first-page":"1","article-title":"Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Shi"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530607"},{"key":"ref12","first-page":"283","article-title":"High-Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction","volume-title":"2023 28th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Yin"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10589-005-4615-1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1017\/S0962492900002518"},{"key":"ref15","article-title":"Semi-supervised classification with graph convolutional networks","author":"Kipf","year":"2016","journal-title":"arXiv preprint arXiv"},{"key":"ref16","article-title":"Hierarchical graph representation learning with differentiable pooling","volume":"31","author":"Ying","year":"2018","journal-title":"Advances in neural information processing systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001370"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240943.pdf?arnumber=11240943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T06:12:02Z","timestamp":1765260722000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240943","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}