{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:44:01Z","timestamp":1765478641939,"version":"3.48.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,26]],"date-time":"2025-10-26T00:00:00Z","timestamp":1761436800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,26]]},"DOI":"10.1109\/iccad66269.2025.11240978","type":"proceedings-article","created":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T18:39:34Z","timestamp":1763663974000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["ILP-Driven FPGA Multiplier Synthesis: A Scalable Framework for Area-Latency Co-Optimization"],"prefix":"10.1109","author":[{"given":"Shangshang","family":"Yao","sequence":"first","affiliation":[{"name":"National University of Defense Technology,College of Computer Science and Technology,Changsha,China"}]},{"given":"Kunlong","family":"Li","sequence":"additional","affiliation":[{"name":"Fudan University,College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"}]},{"given":"Li","family":"Shen","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,College of Computer Science and Technology,Changsha,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3056337"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247941"},{"key":"ref4","first-page":"1","article-title":"Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Leon"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586097"},{"key":"ref6","first-page":"1","article-title":"ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Imani"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2018.2880742"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2018.8465781"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2018.8465845"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/icfpt56656.2022.9974399"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546667"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045546"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iccd56317.2022.00078"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac47756.2020.9045171"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.2988404"},{"journal-title":"7 Series FPGAs Configurable Logic Block User Guide","year":"2016","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2021.3104145"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iccd53106.2021.00028"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2018.2839266"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/pgec.1964.263830"},{"year":"2020","key":"ref21","article-title":"Gurobi optimizer reference manual"},{"volume-title":"LogiCORE IP Multiplier v12.0","year":"2015","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00024"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3610291"}],"event":{"name":"2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","start":{"date-parts":[[2025,10,26]]},"location":"Munich, Germany","end":{"date-parts":[[2025,10,30]]}},"container-title":["2025 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11240608\/11240621\/11240978.pdf?arnumber=11240978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T18:41:47Z","timestamp":1765478507000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11240978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,26]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccad66269.2025.11240978","relation":{},"subject":[],"published":{"date-parts":[[2025,10,26]]}}}