{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T17:27:42Z","timestamp":1762622862179,"version":"3.30.2"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icccn.2003.1284205","type":"proceedings-article","created":{"date-parts":[[2004,6,3]],"date-time":"2004-06-03T20:14:56Z","timestamp":1086293696000},"page":"434-439","source":"Crossref","is-referenced-by-count":13,"title":["A fast ternary CAM design for IP networking applications"],"prefix":"10.1109","author":[{"given":"B.","family":"Gamache","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Pfeffer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"SiberCore Technologies, Ultra-18M Product Family"},{"year":"0","key":"ref11","article-title":"BSIM3 Homepage"},{"key":"ref12","article-title":"Magic: A VLSI Layout system","author":"hamachi","year":"1984","journal-title":"21st Design Automation Conference Proceedings"},{"year":"0","key":"ref13","article-title":"Physical Design Modelling and Verification Project (SPACE Project)"},{"year":"2000","key":"ref14"},{"article-title":"9 MBit 100 MHz ternary CAM delivers wire speed packet forwarding and classification at OC-48, OC-192 and OC-768 speeds","year":"2001","author":"technologies","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1109\/INFCOM.1991.147548","article-title":"VLSI Implementation of Routing Tables: Tries and CAMs","volume":"2","author":"pei","year":"1991","journal-title":"Proc IEEE InfoCom"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853719"},{"journal-title":"Digital Design Principles and Practices","year":"1990","author":"wakerly","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1993.253403"},{"key":"ref1","article-title":"Classless Inter-Domain Routing (CIDR): an address assignment and aggregation strategy","author":"fuller","year":"1993","journal-title":"RFC 1519"},{"journal-title":"Advanced Digital Design with the Verilog HDL","year":"2002","author":"ciletti","key":"ref9"}],"event":{"name":". 12th International Conference on Computer Communications and Networks","acronym":"ICCCN-03","location":"Dallas, TX, USA"},"container-title":["Proceedings. 12th International Conference on Computer Communications and Networks (IEEE Cat. No.03EX712)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9031\/28660\/01284205.pdf?arnumber=1284205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T10:05:15Z","timestamp":1734429915000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1284205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icccn.2003.1284205","relation":{},"subject":[]}}