{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:07:44Z","timestamp":1761419264805,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/icccnt.2018.8493494","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T16:34:56Z","timestamp":1544200496000},"page":"1-4","source":"Crossref","is-referenced-by-count":19,"title":["A Technique to Reduce the Capacitor Size in Two Stage Miller Compensated Opamp"],"prefix":"10.1109","author":[{"given":"R.","family":"Nagulapalli","sequence":"first","affiliation":[]},{"given":"K.","family":"Hayatleh","sequence":"additional","affiliation":[]},{"given":"S.","family":"Barker","sequence":"additional","affiliation":[]},{"given":"S","family":"Zourob","sequence":"additional","affiliation":[]},{"given":"N.","family":"Yassine","sequence":"additional","affiliation":[]},{"given":"B. Naresh Kumar","family":"Reddy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2233-8_5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"journal-title":"Analysis and Design of Analog Integrated Circuits","year":"1984","author":"gray","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052246"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCT.2017.8117957"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1974.1083851"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759173"},{"key":"ref2","article-title":"The Semiconductor Technology Roadmap","volume":"18","author":"spencer","year":"2005","journal-title":"Future Fab Int'l"},{"journal-title":"Analog Integrated Circuit Design","year":"2013","author":"carusone","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.1998.785777"}],"event":{"name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2018,7,10]]},"location":"Bengaluru, India","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476666\/8493493\/08493494.pdf?arnumber=8493494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,15]],"date-time":"2022-03-15T15:55:11Z","timestamp":1647359711000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8493494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icccnt.2018.8493494","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}