{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:25:52Z","timestamp":1730233552060,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/icccnt.2018.8493779","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T21:34:56Z","timestamp":1544218496000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Enabling Concurrent Clock and Power Gating in 32 Bit ROM"],"prefix":"10.1109","author":[{"given":"Harekrishna","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anjan","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay Kumar","family":"Deolia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICN.2015.257"},{"key":"ref11","first-page":"1824","article-title":"LVCMOS I\/O Standards Based Environment Friendly Low Power Rom Design On Fpga","author":"kalra","year":"2015","journal-title":"IEEE 2nd International Conference On Computing For Sustainable Global Development (Indiacom) 2015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456294"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449512"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824307"},{"key":"ref15","first-page":"729","article-title":"Design of near-threshold cmos logic gates","volume":"3","author":"rani","year":"2012","journal-title":"International Journal of VLSI Design & Communication Systems (VLSICS)"},{"journal-title":"Nangate freepdk45 Generic Open Cell Library v1 3 2010 12","year":"2013","key":"ref16"},{"key":"ref17","first-page":"273","article-title":"Clock gater standards cell design","author":"siu","year":"2003","journal-title":"Proc IEEE Conf Electron Devices and Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714236"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824307"},{"key":"ref6","first-page":"298","article-title":"Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits","author":"bolzani","year":"2008","journal-title":"DSD08 IEEE 11th Euromicro Conference on Digital System Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2633441"},{"key":"ref7","article-title":"A Clock Gating Technique Using Auto Gated Flip Flop for Look Ahead Clock Gating","author":"junghare","year":"0","journal-title":"International Journal of Science and Research (IJSR)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"886","DOI":"10.1109\/TCPMT.2016.2562143","article-title":"Reduction of Noise Using Continuously Changing Variable Clock and Clock Gating for IC Chips","volume":"6","author":"suman","year":"2016","journal-title":"IEEE Transactions on Components Packaging and Manufacturing Technology"},{"key":"ref1","article-title":"Voltage Keeper Based 28.27 $\\mu\\text{W}$ New Frequency Divider Circuit in 90nm Technology for Gigascale Serdes Application","volume":"3","author":"nath","year":"2017","journal-title":"IEEE VLSI Circuit & System Letter"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CCIntelS.2016.7878231"}],"event":{"name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2018,7,10]]},"location":"Bangalore","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476666\/8493493\/08493779.pdf?arnumber=8493779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T03:10:21Z","timestamp":1598238621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8493779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icccnt.2018.8493779","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}