{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T05:33:50Z","timestamp":1770960830127,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/icccnt.2018.8494021","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T21:34:56Z","timestamp":1544218496000},"page":"1-7","source":"Crossref","is-referenced-by-count":11,"title":["Analysis of Low Power Reduction Techniques on Cache(SRAM) Memory"],"prefix":"10.1109","author":[{"given":"Reeya","family":"Agrawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay Kumar","family":"Tomar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"951","article-title":"isolated sleepy keeper Approach: An Effective Sleep State Approach in Low Leakage Power, VLSI Design","volume":"3","author":"muchakayala","year":"2016","journal-title":"International Journal of Engineering Research and Technology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCEET.2012.6203904"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.988724"},{"key":"ref13","first-page":"777","article-title":"Customizable Logic Cell Design using Variable Body Bias","author":"dharshini","year":"2015","journal-title":"2nd International Conference on Electronics and Communication System"},{"key":"ref14","article-title":"Static-Noise-Margin Analysis Of Conventional 6t Sram Cell At 45nm Technology","volume":"66","author":"nahid","year":"2013","journal-title":"International Journal of Computer Application"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-3770-2_44"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-2638-3_45"},{"key":"ref17","article-title":"Design of 16nm SRAM Architecture","author":"gomes iuri","year":"2012","journal-title":"South Symposium on Microelectronics"},{"key":"ref18","article-title":"Implementation of $16\\times 16$ SRAM Memory using 180nm technology","author":"bellerimath preeti","year":"2013","journal-title":"International Journal of Current Engineering and Technology"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SOC.2003.1241474"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2777788"},{"key":"ref3","article-title":"Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM","author":"baker","year":"2013","journal-title":"24th International Conference on Microelectronics"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref5","article-title":"Design of high speed and low power sense amplifier for SRAM applications","volume":"4","author":"shalini","year":"2013","journal-title":"International Journal of Scientific & Engineering Research"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"32","DOI":"10.9790\/4200-0333237","article-title":"A Novel Dual Stack Sleep Technique for Reactivation Noise Suppression in MTCMOS Circuits","volume":"3","author":"tarunnum","year":"2013","journal-title":"IOSR Journal of VLSI and Signal Processing"},{"key":"ref7","first-page":"1163","author":"geeta","year":"2012","journal-title":"Leakage Power Reduction Techniques in Deep Submicron Technologies for VLSI Applications"},{"key":"ref2","first-page":"515","article-title":"Realization of Junction-less TFET-Based Power Efficient 6T SRAM Memory Cell for the Internet of Things Applications","author":"pandey","year":"2018","journal-title":"Proceedings Of First International Conference On Smart System Innovations And Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998161"},{"key":"ref9","first-page":"2842","article-title":"Leakage Power Reduction by Using Sleep Methods","volume":"2","author":"madasu","year":"2013","journal-title":"International Journal of Computational Engineering Science"},{"key":"ref20","first-page":"63","article-title":"Enhanced Robust Architecture of Single Bit SRAM Cell using Drowsy Cache and Super cut-off CMOS Concept","volume":"3","author":"choudhary","year":"2011","journal-title":"International Journal of Industrial Electronics and Electrical Engineering"}],"event":{"name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","location":"Bangalore","start":{"date-parts":[[2018,7,10]]},"end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476666\/8493493\/08494021.pdf?arnumber=8494021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:33:07Z","timestamp":1598236387000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icccnt.2018.8494021","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}