{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:27:03Z","timestamp":1730233623675,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/icccnt.2018.8494063","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T16:34:56Z","timestamp":1544200496000},"page":"1-8","source":"Crossref","is-referenced-by-count":11,"title":["Analysis of Cache(SRAM) Memory for Core i\u2122 7 Processor"],"prefix":"10.1109","author":[{"given":"Reeya","family":"Agrawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. K.","family":"Tomar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"5","volume":"2014","author":"shikha","year":"0","journal-title":"Performance Analysis of Modified Drain Gating Techniques for Low Power and High-Speed Arithmetic Circuits"},{"key":"ref11","article-title":"Static-Noise-Margin Analysis Of Conventional 6t Sram Cell At 45nm Technology","volume":"66","author":"nahid","year":"2013","journal-title":"International Journal of Computer Application"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-10-3770-2_44","article-title":"Implementation of Low-Power 6T SRAM Cell Using MTCMOS Technique","author":"tripti","year":"2017","journal-title":"Advances in Computer and Computational Sciences"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1007\/978-81-322-2638-3_45","article-title":"Analysis and Optimization of Stability for 6T SRAM Cell Using 180 nm Technology","author":"nidhi","year":"2016","journal-title":"Proceedings of the International Conference on Recent Cognizance in Wireless Communication & Image Processing"},{"key":"ref14","article-title":"Design of 16nm SRAM Architecture","author":"gomes iuri","year":"2012","journal-title":"South Symposium on Microelectronics"},{"key":"ref15","article-title":"Implementation of $16\\times 16$ SRAM Memory using 180nm technology","author":"bellerimath preeti","year":"2013","journal-title":"International Journal of Current Engineering and Technology"},{"key":"ref16","article-title":"High-Performance and Low-Voltage Sense-Amplifier Techniques for sub-90nm SRAM","author":"manoj","year":"2003","journal-title":"SOC Conference Proceedings IEEE International [Systems-on-Chip]"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1975.1155390"},{"key":"ref18","article-title":"Enhanced Robust Architecture of Single Bit SRAM Cell using Drowsy Cache and Super cut-off CMOS Concept","author":"richa","year":"2015","journal-title":"International Journal of Industrial Electronics and Electrical Engineering"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2777788"},{"key":"ref3","article-title":"Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM","author":"baker","year":"2013","journal-title":"24th International Conference on Microelectronics"},{"journal-title":"Ultra-Low Voltage Nano-Scale Memories","year":"2007","author":"itoh","key":"ref6"},{"key":"ref5","article-title":"Design of high speed and low power sense amplifier for SRAM applications","volume":"4","year":"2013","journal-title":"International Journal of Scientific & Engineering Research"},{"key":"ref8","first-page":"1163","article-title":"Leakage Power Reduction Techniques in Deep Submicron Technologies for VLSI Applications","volume":"2012","author":"geetha","year":"0","journal-title":"International Conference on Communication Technology and System Design 2011 Procedia Engineering"},{"key":"ref7","first-page":"1498","article-title":"A Novel 8T SRAM with Minimized Power and Delay","author":"sthrigdhara","year":"2017","journal-title":"2nd IEEE International Conference On Recent Trends In Electronics Information & Communication Technology"},{"key":"ref2","first-page":"515","article-title":"Realization of Junction-less TFET-Based Power Efficient 6T SRAM Memory Cell for the Internet of Things Applications","author":"sunil","year":"2018","journal-title":"Proceedings Of First International Conference On Smart System Innovations And Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998161"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TVLSI.2007.891093","article-title":"A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design","volume":"15","author":"afshin","year":"2007","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions"}],"event":{"name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2018,7,10]]},"location":"Bangalore","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476666\/8493493\/08494063.pdf?arnumber=8494063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:21:59Z","timestamp":1598232119000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icccnt.2018.8494063","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}