{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:27:51Z","timestamp":1730233671028,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/icccnt.2018.8494178","type":"proceedings-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T21:34:56Z","timestamp":1544218496000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Environment Friendly Frequency Scaling Based Counter Design"],"prefix":"10.1109","author":[{"given":"Tarun","family":"Agrawal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anjan","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juhi","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"an overview of hardware approach of FPGA design by using XILINX","author":"kaur","year":"2014","journal-title":"International journal of research aspects of technology and management"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EFTF-IFC.2013.6702285"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.14445\/22312803\/IJCTT-V50P118"},{"key":"ref6","first-page":"20","article-title":"LVCMOS I\/O standard based million MHz high performance energy efficient design on FPGA","author":"singh","year":"2013","journal-title":"Coimbatore"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CCIntelS.2016.7878231"},{"key":"ref5","first-page":"22","article-title":"Low power and high performance ring counter using pulse latched technique","author":"doi","year":"2016","journal-title":"IEEE Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1515\/9783110450101"},{"key":"ref8","article-title":"The design of a low power FPGA","author":"george","year":"1999","journal-title":"IEEE Conference"},{"key":"ref7","article-title":"power optimization for dual voltage FPGA","author":"sanskar","year":"2015","journal-title":"IRJET"},{"journal-title":"ambient temperature based thermal aware energy efficient ROM design on FPGA scientificnet advanced materials Researh","year":"2014","author":"bansal","key":"ref2"},{"key":"ref9","article-title":"Designing of Power Efficient ROM Using LVTTL and Mobile-DDR IO Standard on 28nm FPGA","author":"kumar","year":"2015","journal-title":"IEEE International Conference on Computational Intelligence and Communication Networks"},{"key":"ref1","article-title":"A Smart watch Step Counter for Slow and Intermittent Ambulation","volume":"5","author":"vincenzo","year":"2017","journal-title":"IEEE Access"}],"event":{"name":"2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2018,7,10]]},"location":"Bangalore","end":{"date-parts":[[2018,7,12]]}},"container-title":["2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8476666\/8493493\/08494178.pdf?arnumber=8494178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:36:25Z","timestamp":1598222185000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8494178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icccnt.2018.8494178","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}