{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T18:32:10Z","timestamp":1779906730035,"version":"3.53.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/icccnt45670.2019.8944524","type":"proceedings-article","created":{"date-parts":[[2020,1,2]],"date-time":"2020-01-02T20:32:38Z","timestamp":1577997158000},"page":"1-5","source":"Crossref","is-referenced-by-count":27,"title":["High Speed and Ultra Low Power Design of Carry-Out Bit of 4-Bit Carry Look-Ahead Adder"],"prefix":"10.1109","author":[{"given":"Mehedi","family":"Hasan","sequence":"first","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Parag","family":"Biswas","sequence":"additional","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"MD. Shihabul","family":"Alam","sequence":"additional","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasan U.","family":"Zaman","sequence":"additional","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mainul","family":"Hossain","sequence":"additional","affiliation":[{"name":"University of Dhaka,Department of Electrical and Electronic Engineering,Dhaka,Bangladesh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sharnali","family":"Islam","sequence":"additional","affiliation":[{"name":"University of Dhaka,Department of Electrical and Electronic Engineering,Dhaka,Bangladesh"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.bioeng.10.061807.160547"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CTIT.2018.8649518"},{"key":"ref3","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.386228"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1051\/epjap:2006158"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON.2017.8117151"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.57038"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405133"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2319695"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605382"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971445"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20040807"},{"issue":"7","key":"ref17","first-page":"49","article-title":"Design and analysis of 16-bit Full Adder using Spartan-3 FPGA","volume":"1","author":"Kumar","year":"2012","journal-title":"International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICRCICN.2018.8718722"},{"key":"ref19","first-page":"443","article-title":"Arithmetic Circuits in CMOS VLSI","volume-title":"Introduction to VLSI Circuits and Systems","author":"Uyemura","year":"2002"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1007\/b117409","article-title":"Static Logic Gates","volume-title":"CMOS Logic Circuit Design","author":"Uyemura","year":"2001"},{"key":"ref21","first-page":"237","article-title":"Electronic Analysis of CMOS Logic Gates","volume-title":"Introduction to VLSI Circuits and Systems","author":"Uyemura","year":"2002"}],"event":{"name":"2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","location":"Kanpur, India","start":{"date-parts":[[2019,7,6]]},"end":{"date-parts":[[2019,7,8]]}},"container-title":["2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8932651\/8944341\/08944524.pdf?arnumber=8944524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:35:22Z","timestamp":1756154122000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8944524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icccnt45670.2019.8944524","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}