{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:54:19Z","timestamp":1775667259434,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/icccnt49239.2020.9225404","type":"proceedings-article","created":{"date-parts":[[2020,10,15]],"date-time":"2020-10-15T20:00:38Z","timestamp":1602792038000},"page":"1-6","source":"Crossref","is-referenced-by-count":49,"title":["Design and analysis of High speed wallace tree multiplier using parallel prefix adders for VLSI circuit designs"],"prefix":"10.1109","author":[{"given":"Yamini devi","family":"Ykuntam","sequence":"first","affiliation":[]},{"given":"Katta","family":"Pavani","sequence":"additional","affiliation":[]},{"given":"Krishna","family":"Saladi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"13","article-title":"Design and Implementation of a high speed 64 bit Kogge-Stone adder using Verilog HDL","volume":"3","author":"adusumilli","year":"2014","journal-title":"Int Journal of Electrical and Electronic Engineering & Telecommunications"},{"key":"ref11","article-title":"Comparison of Parallel Prefix Adder (PPA)","volume":"ii","author":"zamhari","year":"2012","journal-title":"Proc World Congress on Engineering 2012 (WCE 2012)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2011.5753800"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICACEA.2015.7164650"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RAECS.2014.6799654"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.9790\/4200-0115157"},{"key":"ref17","first-page":"69","article-title":"Design of Efficient Han-Carlson-Adder","author":"katyayani","year":"2016","journal-title":"International Journal of Innovations in Engineering and Technology Special issue on ETiCE"},{"key":"ref4","author":"rabaey","year":"2001","journal-title":"Digtal Integrated Circuits-A Design Perspective"},{"key":"ref3","author":"ercegovac","year":"2004","journal-title":"Digital arthimetic"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCA.2012.6179204"},{"key":"ref5","article-title":"Wallace Tree Multiplier Designs: A Performance Comparison Review","volume":"5","author":"bansal","year":"2014","journal-title":"Innovative Systems Design and Engineering"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CASP.2016.7746174"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1001","DOI":"10.1016\/j.matpr.2018.12.030","article-title":"A comprehensive review on the VLSI design performance of different Parallel Prefix Adders","volume":"11","author":"grace","year":"2019","journal-title":"ScienceDirect Materials Today Proceedings"},{"key":"ref2","first-page":"1985","author":"weste","year":"0","journal-title":"Principles of CMOS VLSI Design A Systems Perspective"},{"key":"ref1","author":"weste","year":"2004","journal-title":"CMOS VLSI Design"},{"key":"ref9","first-page":"116","article-title":"Design and Implementation of Faster Parallel Prefix Kogge-Stone adder","volume":"4","author":"sunil","year":"2015","journal-title":"Int Journal of Electrical and Electronic Engineering & Telecommunications"}],"event":{"name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","location":"Kharagpur, India","start":{"date-parts":[[2020,7,1]]},"end":{"date-parts":[[2020,7,3]]}},"container-title":["2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211590\/9225262\/09225404.pdf?arnumber=9225404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:17:30Z","timestamp":1656375450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9225404\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icccnt49239.2020.9225404","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}