{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:25:08Z","timestamp":1766298308547,"version":"3.44.0"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/icccnt49239.2020.9225501","type":"proceedings-article","created":{"date-parts":[[2020,10,15]],"date-time":"2020-10-15T16:00:38Z","timestamp":1602777638000},"page":"1-5","source":"Crossref","is-referenced-by-count":25,"title":["Design of a Two-Bit Magnitude Comparator Based on Pass Transistor, Transmission Gate and Conventional Static CMOS Logic"],"prefix":"10.1109","author":[{"given":"Samiha","family":"Lubaba","sequence":"first","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}]},{"given":"K. M.","family":"Faisal","sequence":"additional","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}]},{"given":"Moumita Sadia","family":"Islam","sequence":"additional","affiliation":[{"name":"North South University,Department of Electrical and Computer Engineering,Dhaka,Bangladesh"}]},{"given":"Mehedi","family":"Hasan","sequence":"additional","affiliation":[{"name":"Jack-Kilby VLSI Lab, University of Science and Technology, Chittagong,Chattogram,Bangladesh"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2940558"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/NUiConE.2011.6153275"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1049\/ip-cds:20000691","article-title":"performance comparison between static and dynamic cmos logic implementations of a pipelined square-rooting circuit","volume":"147","author":"corsonello","year":"2000","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CONFLUENCE.2017.7943251"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT45670.2019.8944888"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232809"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.jestch.2015.09.006"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CCAA.2018.8777684"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801578"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCITECHN.2016.7860184"},{"journal-title":"CMOS Magnitude Integrated Circuit Analysis and Design","year":"2003","author":"kang","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2180110"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MicroCom.2016.7522516"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2015.7322602"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-310-5"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9660-2"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICRAIE.2014.6909270"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.11648\/j.cssp.20190802.16"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CONFLUENCE.2017.7943251"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.11648\/j.ijssn.20190702.11"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801578"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126611007517"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SPC.2016.7920701"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCI.2019.8822197"},{"key":"ref5","first-page":"21","article-title":"A Smart Semi-Automated Multifarious Surveillance Bot for Outdoor Security Using Thermal Image Processing","volume":"7","author":"hasan","year":"2019","journal-title":"Advanced Networks"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICRCICN.2018.8718722"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2820999"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEMECON.2017.8079604"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CTIT.2018.8649518"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT45670.2019.8944524"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DEVIC.2017.8073916"},{"key":"ref21","first-page":"140","article-title":"Efficient Implementation of 2-Bit Magnitude Comparator Using PTL","volume":"3","author":"bhuvaneswari","year":"2017","journal-title":"International Journal of Advance Research Ideas and Innovations in Technology"},{"key":"ref42","article-title":"Analysis of Lemon Company's Cross-Border E-Commerce Logistics Distribution Mode Selection","author":"hu","year":"2020","journal-title":"2020 10th International Conference on Logistics Informatics and Service Sciences"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PDGC.2014.7030705"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.jestch.2020.05.008"},{"key":"ref23","first-page":"13","article-title":"Two-bit Magnitude Comparator Design Using Different Logic Styles","volume":"2","author":"anjuli","year":"2013","journal-title":"International Journal of Engineering Science Invention"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831474"},{"key":"ref43","article-title":"A Simplified Approach to Develop Low Cost Semi-Automated Prototype of a Wheelchair","author":"hasan","year":"2020","journal-title":"University of Science and Technology Annual (USTA)"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"}],"event":{"name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2020,7,1]]},"location":"Kharagpur, India","end":{"date-parts":[[2020,7,3]]}},"container-title":["2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211590\/9225262\/09225501.pdf?arnumber=9225501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:08:03Z","timestamp":1756235283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9225501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/icccnt49239.2020.9225501","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}