{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T07:02:56Z","timestamp":1763535776027},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/icccnt49239.2020.9225631","type":"proceedings-article","created":{"date-parts":[[2020,10,15]],"date-time":"2020-10-15T20:00:38Z","timestamp":1602792038000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Logical Unit Design using Reversible HSG1 Gate and Its Application in ALU Design"],"prefix":"10.1109","author":[{"given":"Harsh Pallav Govind","family":"Rao","sequence":"first","affiliation":[]},{"given":"Shiva","family":"Dwivedi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DTIS48698.2020.9080988"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICISC44355.2019.9036345"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ICACCS48705.2020.9074179"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"977","DOI":"10.1109\/ICICT48043.2020.9112514","article-title":"Design and Development of SS Reversible Logic Gate and it's Application as Adder & Subtractor","author":"kolay","year":"2020","journal-title":"Int Conf on Inventive Computation Technologies (ICICT)"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICACCS.2017.8014578"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/GUCON.2018.8675034"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1147\/rd.53.0183"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/N-SSC.2006.4785860"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1016\/S0167-9260(02)00051-2"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1147\/rd.176.0525"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1364\/ON.11.2.000011"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VLSID.2012.29"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JPROC.2003.818324"},{"year":"2020","journal-title":"International Technology Roadmap for Semiconductors","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1103\/PhysRevA.32.3266"}],"event":{"name":"2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2020,7,1]]},"location":"Kharagpur, India","end":{"date-parts":[[2020,7,3]]}},"container-title":["2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9211590\/9225262\/09225631.pdf?arnumber=9225631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:21:59Z","timestamp":1656375719000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9225631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icccnt49239.2020.9225631","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}