{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:32:56Z","timestamp":1730233976286,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,6]]},"DOI":"10.1109\/icccnt51525.2021.9579593","type":"proceedings-article","created":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T19:29:48Z","timestamp":1635967788000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Neuromorphic computing: Modelling of 3D integrated circuit components using TSV"],"prefix":"10.1109","author":[{"given":"Vaibhav","family":"Takawadekar","sequence":"first","affiliation":[]},{"given":"Yogita M.","family":"Vaidya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Monolithic 3D IC vs TSV-based 3D IC in 14nm FinFET Technology","year":"2016","author":"samal","key":"ref10"},{"journal-title":"Modeling and Extraction of Interconnects Capacitances for Multilayer VLSI Circuits","year":"1996","author":"arora","key":"ref11"},{"journal-title":"Simulation and Low Cost Process Development of Thin Wafer Level TSV Last Integration Scheme for RF Applications","year":"2020","author":"rahim","key":"ref12"},{"journal-title":"Design and Fabrication of 3D Interconnected Transmission Structure Based on TSV","year":"2019","author":"sun","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2948878"},{"journal-title":"Noise Propagation through TSV in Mixed-Signal 3D-IC and Investigation of Liner Interface with Multi-Well Structured TSV","year":"2019","author":"kino","key":"ref15"},{"key":"ref16","article-title":"TSV-defect modeling based electromagnetic full wave analysis and defect diagnosis method design","author":"yang","year":"2020","journal-title":"IEEE 20th Electronics Packaging Technology Conference"},{"journal-title":"Electrical Modeling and Analysis of Through-Silicon-Via Crosstalk Based on Scalable Physical Lumped Circuit Model for 3D Packaging","year":"2019","author":"shi","key":"ref17"},{"journal-title":"Through-Silicon Capacitor Interconnection for High Frequency 3-D Microsystem","year":"2018","author":"shan","key":"ref18"},{"journal-title":"Analysis and optimization of coupling noise in TSV array","year":"2019","author":"mei","key":"ref19"},{"key":"ref4","first-page":"4","author":"narayan","year":"2008","journal-title":"Computer-Aided Design, Engineering, and Manufacturing"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2006.873612","article-title":"Three-Dimensional Integrated Circuits and the Future of Systemon-Chip Designs","volume":"94","author":"patti","year":"2006","journal-title":"Proceedings of the IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.73"},{"journal-title":"Three-dimensional Integrated Circuits Design EDA and Architecture","year":"2012","author":"sun","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2601069"},{"key":"ref2","article-title":"Design of capacitive-coupling-based simultaneously bidirectional transceivers for 3DIC","author":"aung","year":"2011","journal-title":"3D Systems Integration Conference (3DIC) 2011 IEEE International AMD Technical Forum"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"journal-title":"TSV Through Silicon Via Technology for 3D integration","year":"2010","author":"ngansso","key":"ref9"},{"journal-title":"Biswa Ranjan Barik and A Kalirasu","article-title":"Impact Of Via And Materials On Signal Integrity","year":"2017","key":"ref20"},{"journal-title":"Electrical Modeling and Analysis of 3D Neuromorphic IC with Monolithic Inter-tier Vias","year":"2017","author":"an","key":"ref22"},{"journal-title":"TSV-to-TSV Crosstalk Induced Delay Analysis for 3D ICs","year":"2017","author":"hu","key":"ref21"},{"journal-title":"Modeling and Design of A 3D Interconnect Based Circuit Cell Formed with 3D SiP Techniques Mimicking Brain Neurons for Neuromorphic Computing Applications","year":"2018","author":"min","key":"ref23"}],"event":{"name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2021,7,6]]},"location":"Kharagpur, India","end":{"date-parts":[[2021,7,8]]}},"container-title":["2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9579467\/9579470\/09579593.pdf?arnumber=9579593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:56Z","timestamp":1652201756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9579593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/icccnt51525.2021.9579593","relation":{},"subject":[],"published":{"date-parts":[[2021,7,6]]}}}