{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:41:31Z","timestamp":1759333291606},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,6]]},"DOI":"10.1109\/icccnt51525.2021.9579781","type":"proceedings-article","created":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T15:29:48Z","timestamp":1635953388000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Design of a Low-Power One-Sided Schmitt-Trigger Based 13T SRAM Bitcell"],"prefix":"10.1109","author":[{"given":"Sarthak","family":"Jain","sequence":"first","affiliation":[]},{"given":"R.S.","family":"Gamad","sequence":"additional","affiliation":[]},{"given":"R.C.","family":"Gurjar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2017.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECDS.2017.8389823"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2014.6862690"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DC09"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377518"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4751561"},{"journal-title":"CMOS Digital Integrated Circuits Analysis and Design","year":"2003","author":"kang","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.28"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753333"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iMac4s.2013.6526412"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474408"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.01.003"}],"event":{"name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2021,7,6]]},"location":"Kharagpur, India","end":{"date-parts":[[2021,7,8]]}},"container-title":["2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9579467\/9579470\/09579781.pdf?arnumber=9579781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:55:59Z","timestamp":1652187359000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9579781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icccnt51525.2021.9579781","relation":{},"subject":[],"published":{"date-parts":[[2021,7,6]]}}}