{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:16:46Z","timestamp":1725632206841},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,6]]},"DOI":"10.1109\/icccnt51525.2021.9580053","type":"proceedings-article","created":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T19:29:48Z","timestamp":1635967788000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Survey Paper on Acceleration of Convolutional Neural Network using Field Programmable Gate Arrays"],"prefix":"10.1109","author":[{"given":"Jyoti","family":"Doifode","sequence":"first","affiliation":[]},{"given":"Ranjit","family":"Sadakale","sequence":"additional","affiliation":[]},{"given":"R.A","family":"Patil","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537908"},{"key":"ref11","first-page":"161","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural networks","author":"chen","year":"2015","journal-title":"International Symposium on Field-Programmable Gate Arrays"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"journal-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","year":"2015","author":"zhang","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"journal-title":"Diannao A small-footprint high-throughput accelerator for ubiquitous machine-learning","year":"2014","author":"chen","key":"ref15"},{"key":"ref16","first-page":"2012","article-title":"Imagenet classificationwith deep convolutional neural networks","author":"krizhevsky","year":"0","journal-title":"Advances in Neural InformationProcessing Systems"},{"key":"ref17","article-title":"Acceleration of FPGA Based Convolutional Neural Network for Human Activity Classification Using Millimeter-Wave Radar","author":"lie","year":"2019","journal-title":"IEEE Access"},{"key":"ref18","article-title":"Design of convolutional neural network SoC system based on FPGA","author":"lin","year":"0","journal-title":"2020 International Conference on Communications Information System and Computer Engineering (CISCE)"},{"key":"ref19","article-title":"FPGA-based scalable and highly concurrent convolutional neural network acceleration","author":"xiao","year":"0","journal-title":"2021 IEEE International Conference on Power Electronics Computer Applications (ICPECA)"},{"journal-title":"FPGA-based Accelerators of Deep Learning Networks for Learning and Classification A Review","year":"2018","author":"ahmad","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2961602"},{"journal-title":"A 4-way Matrix Multiply Unit for High Throughput Machine Learning Accelerator","year":"2017","author":"lee","key":"ref6"},{"journal-title":"A systematic literature reviews on hardware implementation of artificial intelligence algorithms","year":"2018","author":"abu talib","key":"ref5"},{"journal-title":"A Fully Connected Layer Elimination for a Binarized Convolutional Neural Network on an FPGA","year":"2017","author":"nakahara","key":"ref8"},{"key":"ref7","article-title":"All binarized convolutional neural network and its implementation on an FPGA","author":"shimoda","year":"2018","journal-title":"International Conference on Field-Programmable Technology ICFPT"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCE.2015.26"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2587683"},{"key":"ref20","article-title":"FPGA Parallel Structure Design of Convolutional Neural Network (CNN) Algorithm","author":"wang","year":"2019","journal-title":"Microelectronics and Computer"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCBDA49378.2020.9095722"}],"event":{"name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2021,7,6]]},"location":"Kharagpur, India","end":{"date-parts":[[2021,7,8]]}},"container-title":["2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9579467\/9579470\/09580053.pdf?arnumber=9580053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:56Z","timestamp":1652201756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icccnt51525.2021.9580053","relation":{},"subject":[],"published":{"date-parts":[[2021,7,6]]}}}