{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T11:30:40Z","timestamp":1749036640068},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T00:00:00Z","timestamp":1625529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,6]]},"DOI":"10.1109\/icccnt51525.2021.9580059","type":"proceedings-article","created":{"date-parts":[[2021,11,3]],"date-time":"2021-11-03T19:29:48Z","timestamp":1635967788000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["WeiSub: Weighted Subset-based Cache Replacement Policy for Last Level Caches"],"prefix":"10.1109","author":[{"given":"Manojit","family":"Ghose","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"White paper inst-HP inst-HP adr","article-title":"Inside the Intel Itanium 2 processor","year":"2002","key":"ref10"},{"journal-title":"Draft D1 4 3","article-title":"Ultrasparc t2 supplement to the ultrasparc architecture 2007","year":"2007","key":"ref11"},{"key":"ref12","first-page":"49","article-title":"Modified lru policies for improving second-level cache behavior","author":"wong","year":"2000","journal-title":"Intl Symp on High Performance Computer Architecture"},{"key":"ref13","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","author":"gaur","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2762660"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697347"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2671424"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00028"},{"key":"ref2","first-page":"46","article-title":"A program phase detection method based on architectural signature for multicore processors","author":"khaleghzadeh","year":"2011","journal-title":"Symp on Perf Eva of Comp and Tel Sys"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.32"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919653"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358319"},{"key":"ref22","article-title":"SCORE: A Score-Based Memory Cache Replacement Policy","author":"duong","year":"2010","journal-title":"1st JILP Worshop on Computer Architecture Competitions cache replacement Championship"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1145\/1454115.1454145","article-title":"Adaptive Insertion Policies for Managing Shared Caches","author":"aamer jaleel","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref23","article-title":"Adaptive Subset Based Replacement Policy for High Performance Caching","author":"he","year":"2010","journal-title":"1st JILP Worshop on Computer Architecture Competitions cache replacement Championship"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref25","first-page":"2006","article-title":"Simulator","author":"jaleel","year":"0","journal-title":"CMP$im A Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on CMPs"}],"event":{"name":"2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2021,7,6]]},"location":"Kharagpur, India","end":{"date-parts":[[2021,7,8]]}},"container-title":["2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9579467\/9579470\/09580059.pdf?arnumber=9580059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:46Z","timestamp":1652201746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/icccnt51525.2021.9580059","relation":{},"subject":[],"published":{"date-parts":[[2021,7,6]]}}}