{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,24]],"date-time":"2025-07-24T11:17:43Z","timestamp":1753355863784,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T00:00:00Z","timestamp":1688601600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T00:00:00Z","timestamp":1688601600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,6]]},"DOI":"10.1109\/icccnt56998.2023.10307332","type":"proceedings-article","created":{"date-parts":[[2023,11,23]],"date-time":"2023-11-23T18:54:40Z","timestamp":1700765680000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["Design and Implementation of Low Power NAND Gate Based Combinational Circuits Using FinFET Technique"],"prefix":"10.1109","author":[{"given":"Bashetty Vishnu","family":"Vardhan","sequence":"first","affiliation":[{"name":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"MD","family":"Khadir","sequence":"additional","affiliation":[{"name":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kulkarni","family":"Sunnyhith","sequence":"additional","affiliation":[{"name":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriharsha","family":"Paruchuri","sequence":"additional","affiliation":[{"name":"Institute of Aeronautical Engineering,Department of Electronics and Communication Engineering,Hyderabad,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"\u201cLow Power Design Methodology\u201d, from the edited volume Very-Large-Scale Integration book","year":"2018","author":"Natarajan","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7609-3_2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644863"},{"issue":"1","key":"ref4","first-page":"581","article-title":"Study of various full adders using Tanner EDA tool","volume":"3","author":"Kumar","year":"2017","journal-title":"International Journal of Computer Science and Technology"},{"issue":"1","key":"ref5","first-page":"208","article-title":"Full adder using CMOS technology","volume":"4","author":"Rajesh","year":"2016","journal-title":"International Journal of Advanced Trends in Engineering, Science and Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.31142\/ijtsrd18860"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.801578"},{"issue":"4","key":"ref8","first-page":"1508","article-title":"1-bit full subtractor using CMOS technique and GDI technique using Tanner EDA tool","volume":"3","author":"Bukkal","year":"2015","journal-title":"International Journal for Scientific Research and Development"},{"issue":"5","key":"ref9","first-page":"1421","article-title":"Design and implementation of full subtractor using CMOS 180nm technology","volume":"3","author":"Monikashree","year":"2014","journal-title":"International Journal of Science, Engineering and Technology Research"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2012.2189046"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICT50816.2021.9358544"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICOMICON.2017.8279016"}],"event":{"name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2023,7,6]]},"location":"Delhi, India","end":{"date-parts":[[2023,7,8]]}},"container-title":["2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10306338\/10306339\/10307332.pdf?arnumber=10307332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T12:15:09Z","timestamp":1710418509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10307332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icccnt56998.2023.10307332","relation":{},"subject":[],"published":{"date-parts":[[2023,7,6]]}}}