{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T15:49:05Z","timestamp":1781020145675,"version":"3.54.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T00:00:00Z","timestamp":1688601600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,6]],"date-time":"2023-07-06T00:00:00Z","timestamp":1688601600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,6]]},"DOI":"10.1109\/icccnt56998.2023.10307360","type":"proceedings-article","created":{"date-parts":[[2023,11,23]],"date-time":"2023-11-23T18:54:40Z","timestamp":1700765680000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Design of Dynamic comparator using CMOS and FINFET technologies"],"prefix":"10.1109","author":[{"given":"K.L.V Ramana","family":"Kumari","sequence":"first","affiliation":[{"name":"VNR Vignana Jyothi Institute of Engineering and Technology,E.C.E Department,Hyderabad,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"L.","family":"Padma Sree","sequence":"additional","affiliation":[{"name":"VNR Vignana Jyothi Institute of Engineering and Technology,E.C.E Department,Hyderabad,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Penumala","family":"Raji","sequence":"additional","affiliation":[{"name":"VNR Vignana Jyothi Institute of Engineering and Technology,VLSI,Hyderabad,India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2820147"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IC3P52835.2022.00016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS53631.2021.9599873"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/upcon52273.2021.9667583"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2820147"},{"key":"ref7","article-title":"A NOVEL CMOS DYNAMIC LATCH COMPARATOR FOR LOW POWER AND HIGH SPEED","author":"Singh"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2016.7519549"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2016.04.002"},{"issue":"5S4","key":"ref11","article-title":"Finfet Based Two Stage Dynamic Comparators for Low Power High Speed Adcs","volume":"7","author":"Musala","year":"2019","journal-title":"International Journal of Recent Technology and Engineering (IJRTE)","ISSN":"https:\/\/id.crossref.org\/issn\/2277-3878","issn-type":"print"},{"issue":"5","key":"ref12","article-title":"SAR ADC Using Low Power High Speed Comparator for Precise Applications","volume":"6","author":"Prakash","year":"2019","journal-title":"JETIR"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352304"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.1992.229252"},{"issue":"6S","key":"ref16","article-title":"Electrical Characteristics of Double Gate FINFET Under Different Modes of Operation","volume":"8","author":"Sharath Chandra","year":"2019","journal-title":"IJITEE","ISSN":"https:\/\/id.crossref.org\/issn\/2278-3075","issn-type":"print"},{"issue":"6","key":"ref17","first-page":"2886","article-title":"A Low Power 15T SRAM Cell Design Based on FinFET, CNTFET and GNRFET under 20nm Processing Technology","author":"Lanka","year":"2022, 2019","journal-title":"International","ISSN":"https:\/\/id.crossref.org\/issn\/0011-9342","issn-type":"print"},{"issue":"XII","key":"ref18","first-page":"1076","article-title":"Power and High performance NAND Based Flip-Flops Using Mod-GDI Technique","volume":"V","author":"Kishore","year":"2018","journal-title":"Journal of Applied Science And Computations"}],"event":{"name":"2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)","location":"Delhi, India","start":{"date-parts":[[2023,7,6]]},"end":{"date-parts":[[2023,7,8]]}},"container-title":["2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10306338\/10306339\/10307360.pdf?arnumber=10307360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T12:49:56Z","timestamp":1709383796000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10307360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icccnt56998.2023.10307360","relation":{},"subject":[],"published":{"date-parts":[[2023,7,6]]}}}