{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T09:11:22Z","timestamp":1732785082158,"version":"3.29.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T00:00:00Z","timestamp":1719187200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T00:00:00Z","timestamp":1719187200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,24]]},"DOI":"10.1109\/icccnt61001.2024.10724175","type":"proceedings-article","created":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T23:06:46Z","timestamp":1730761606000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Design of Low Power CMOS based Array Multiplier in 90nm Technology"],"prefix":"10.1109","author":[{"given":"Tejaswi","family":"Chetamoni","sequence":"first","affiliation":[{"name":"National Institute of Technology Delhi,Electronics and Communication Department,Delhi,India"}]},{"given":"Mothe","family":"Rishi","sequence":"additional","affiliation":[{"name":"National Institute of Technology Delhi,Electronics and Communication Department,Delhi,India"}]},{"given":"Manoj","family":"Kumar","sequence":"additional","affiliation":[{"name":"National Institute of Technology Delhi,Electronics and Communication Department,Delhi,India"}]}],"member":"263","reference":[{"issue":"2015","key":"ref1","first-page":"38572","article-title":"A Detailed Survey on Various Efficient Multipliers in Low Power VLSI Circuit","volume":"10","author":"Srinivasan","journal-title":"International Journal of Applied Engineering Research"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1051\/e3sconf\/202339101025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.35940\/ijrte.b1188.0982s1119"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2139\/ssrn.2928962"},{"issue":"3","key":"ref5","first-page":"1694","article-title":"A New Design for Array Multiplier with Trade off in Power and Area","volume":"8","author":"Nirlakalla","year":"2011","journal-title":"IJCSI International Journal of Computer Science Issues"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1049\/1\/012071"},{"issue":"5","key":"ref7","article-title":"Design of Multipliers Using Low Power High Speed Logic in CMOS Technologies","volume":"3","author":"Linet","year":"2014","journal-title":"International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (An ISO 3297: 2007 Certified Organization)"},{"article-title":"1-Bit 14-T Full Adder and Its Comparison with Standard 1-Bit 24-T FA","year":"2021","author":"Efil","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CSNT57126.2023.10134726"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-47952-1_59"},{"issue":"2013","key":"ref11","first-page":"8","article-title":"Design and analysis of an array multiplier using an area efficient full adder cell in 32 nm CMOS technology","volume":"3","author":"Mathew","journal-title":"International Journal of Engineering and Science 2"},{"issue":"5","key":"ref12","article-title":"Desgin of Low Power CMOS Borrow-Save Adders and 4 bit array Multiplier","volume":"6","author":"Sharanya","year":"2019","journal-title":"Journal of Emerging Technologies and Innovative Research"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.35940\/ijrte.B1742.078219"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPC57692.2023.10125717"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICETECH.2016.7569408"}],"event":{"name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","start":{"date-parts":[[2024,6,24]]},"location":"Kamand, India","end":{"date-parts":[[2024,6,28]]}},"container-title":["2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10723818\/10723316\/10724175.pdf?arnumber=10724175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T04:51:35Z","timestamp":1732683095000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10724175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,24]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icccnt61001.2024.10724175","relation":{},"subject":[],"published":{"date-parts":[[2024,6,24]]}}}