{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:30:13Z","timestamp":1768339813958,"version":"3.49.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T00:00:00Z","timestamp":1719187200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T00:00:00Z","timestamp":1719187200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,24]]},"DOI":"10.1109\/icccnt61001.2024.10725204","type":"proceedings-article","created":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T23:06:46Z","timestamp":1730761606000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic Input Pruning-Based Low-Power and Error-Optimized Approximate Adder"],"prefix":"10.1109","author":[{"given":"Lalit","family":"Bandil","sequence":"first","affiliation":[{"name":"National Institute of Technology Patna,Electronics and Communication Engineering,Patna,India"}]},{"given":"Bal Chand","family":"Nagar","sequence":"additional","affiliation":[{"name":"National Institute of Technology Patna,Electronics and Communication Engineering,Patna,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940943"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057584"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNB.2023.3238733"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.130"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2916817"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976131"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.102106"},{"key":"ref13","article-title":"Computer Arithmetic: Algorithms and Hardware Designs","author":"Parhami","year":"2000"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822278"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200218"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020591"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"}],"event":{"name":"2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)","location":"Kamand, India","start":{"date-parts":[[2024,6,24]]},"end":{"date-parts":[[2024,6,28]]}},"container-title":["2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10723818\/10723316\/10725204.pdf?arnumber=10725204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T06:18:11Z","timestamp":1732688291000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10725204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,24]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icccnt61001.2024.10725204","relation":{},"subject":[],"published":{"date-parts":[[2024,6,24]]}}}